Product Brief PE42556 Flip Chip

## For full datasheet, please visit psemi.com.

## Product Description

The PE42556 RF switch is designed for use in Test/ATE, cellular and other wireless applications. This broadband general purpose switch maintains excellent RF performance and linearity from 9 kHz through 13500 MHz . The PE42556 integrates on-board CMOS control logic driven by a singlepin, low voltage CMOS control input. It also has a logic select pin which enables changing the logic definition of the control pin. Additional features include a novel user defined logic table, enabled by the on-board CMOS circuitry. The PE42556 also exhibits excellent isolation of 26 dB at 13500 MHz , fast settling time, and is offered in a tiny Flip Chip package.

The PE42556 is manufactured on Peregrine's UltraCMOS ${ }^{\circledR}$ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram


UltraCMOS ${ }^{\circledR}$ SPDT RF Switch 9 kHz-13500 MHz

## Features

- HaRPTM technology enhanced
- Eliminates gate lag
- No insertion loss or phase drift
- Fast settling time
- Next Gen $0.25 \mu \mathrm{~m}$ process technology
- Single-pin 3.3V CMOS logic control
- High jsolation: 26 dB @ 13.5 GHz
- Low insertion loss: 1.7 dB @ 13.5 GHz
- P1dB: 33 dBm typical

Return loss: $13 \mathrm{~dB} @ 13.5 \mathrm{GHz}$ (typ)

- IIP3: +56 dBm typical

High ESD: 4kV HBM

- Absorptive switch design
- Flip Chip packaging

Figure 2. Die Photo (Bumps Up)
Flip Chip Packaging


Table 1. Electrical Specifications: $\operatorname{Temp}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$

| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operation Frequency |  | 9 kHz |  | 13500 MHz | As shown |
| Insertion Loss | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10-3000 \mathrm{MHz} \\ & 3000-7500 \mathrm{MHz} \\ & 7500-10000 \mathrm{MHz} \\ & 10000-13500 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.85 \\ & 0.92 \\ & 0.98 \\ & 1.07 \\ & 1.74 \end{aligned}$ | $\begin{aligned} & 0.93 \\ & 1.06 \\ & 1.23 \\ & 1.41 \\ & 2.65 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation - RF1 to RF2 | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10-3000 \mathrm{MHz} \\ & 3000-7500 \mathrm{MHz} \\ & 7500-10000 \mathrm{MHz} \\ & 10000-13500 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 76.5 \\ & 43.5 \\ & 30.0 \\ & 24.0 \\ & 15.5 \end{aligned}$ | $\begin{aligned} & 88.5 \\ & 46.0 \\ & 31.5 \\ & 25.5 \\ & 17.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation - RFC to RF1 | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10-3000 \mathrm{MHz} \\ & 3000-7500 \mathrm{MHz} \\ & 7500-10000 \mathrm{MHz} \\ & 10000-13500 \mathrm{MHz} \end{aligned}$ | $\begin{array}{r} 72.5 \\ 39.0 \\ 31.5 \\ 27.0 \\ \hline 21.5 \end{array}$ | 84.0 40.5 33.0 30.5 26.5 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation - RFC to RF2 | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10-3000 \mathrm{MHz} \\ & 3000-7500 \mathrm{MHz} \\ & 7500-10000 \mathrm{MHz} \\ & 10000-13500 \mathrm{MHz} \end{aligned}$ | $\begin{array}{r} 75.5 \\ 39.5 \\ 31.5 \\ 27.5 \\ 21.0 \end{array}$ | $\begin{aligned} & 87.0 \\ & 41.0 \\ & 33.0 \\ & 30.5 \\ & 26.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Return Loss | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10-3000 \mathrm{MHz} \\ & 3000-7500 \mathrm{MHz} \\ & 7500-10000 \mathrm{MHz} \\ & 10000-13500 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 22.5 \\ & 22.0 \\ & 17.0 \\ & 16.0 \\ & 13.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Settling Time | $50 \%$ CTRL to 0.05 dB final value ( -40 to $+85{ }^{\circ} \mathrm{C}$ ) Rising Edge $50 \%$ CTRL to 0.05 dB final value ( $-40 \mathrm{to}+85^{\circ} \mathrm{C}$ ) Falling Edge |  | $\begin{aligned} & 8.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & 13.5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Switching Time | $50 \%$ CTRL to $90 \%$ or $10 \%$ of final value ( -40 to $+85^{\circ} \mathrm{C}$ ) |  | 3.3 | 4.0 | $\mu \mathrm{s}$ |
| Input 1 dB Compression ${ }^{1,2}$ | $13500 \mathrm{MHz}$ |  | 33 |  | dBm |
| Input IP3 ${ }^{1}$ | $13500 \mathrm{MHz} \square$ |  | 56 |  | dBm |
| Input IP2 ${ }^{1}$ | $13500 \mathrm{MHz}$ |  | 107.5 |  | dBm |

Notes: 1. Linearity and power performance are derated at lower frequencies ( $<1 \mathrm{MHz}$ )
2. Please refer to Maximum Operating Pin (50 ) in Table 3

Figure 3. Bump Configuration (Bumps Up)
Flip Chip Packaging

| Vdd | CTRL | Vss |
| :---: | :---: | :---: |
| (11) | (12) | (1) |
| LS | D-GND | D-GND |
| (10) | (13) | (2) |
| GND | DGND | GND |
| (9) | (14) | (3) |
| RF1 |  | (4) |
| GND | RFC | GND |
| (7) | (6) | (5) |

Table 2. Bump Descriptions

| Bump No. | Bump <br> Name | Description |
| :---: | :---: | :--- |
| 1 | V $_{\text {SS }}$ | Negative supply voltage or GND <br> connection (Note 1) |
| $2,13,14$ | D-GND | Digital Ground |
| $3,5,7,9$ | GND | Ground |
| 4 | RF2 | RF Port 2 |
| 6 | RFC | RF Common |
| 8 | RF1 | RF Port 1 |
| 10 | LS | Logic Select - Used to determine the <br> definition for the CTRL pin (see Table 5) |
| 11 | VDD | Nominal 3.3V supply connection |
| 12 | CTRL | CMOS logic level |

Note 1: Use VSS (bump 1, VSS = -VDD) to bypass and disable internal negative voltage generator. Connect VSS (bump 1) to GND (VSS $=0 \mathrm{~V}$ ) to enable internal negative voltage generator.

Table 3. Operating Ranges

| Parameter | Min | Typ Max |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ Positive Power Supply <br> Voltage | 3.0 | 3.3 | 3.6 | V |
| $V_{\text {DD }}$ Negative Power Supply <br> Voltage | $-3.6$ | -3.3 | -3.0 | V |
| $I_{D D}$ Power Supply Current $\begin{aligned} & \left(\mathrm{V}_{\mathrm{Ss}}=-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0\right. \text { to } \\ & \left.3.6 \mathrm{~V},-40 \text { to }+85{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |  | 8.0 | 12.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD}}$ Power Supply Current $\left(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0\right.$ to 3.6 V , -40 to $+85^{\circ} \mathrm{C}$ ) |  | 21.5 | 29.0 | $\mu \mathrm{A}$ |
| Iss Negative Power Supply Current $\begin{aligned} & \left(\mathrm{V}_{\mathrm{SS}}=-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0\right. \text { to } \\ & \left.3.6 \mathrm{~V},-40 \text { to }+85^{\circ} \mathrm{C}\right) \end{aligned}$ |  | -18.0 | -24.0 | $\mu \mathrm{A}$ |
| Control Voltage High | $0.7 \mathrm{xV} \mathrm{V}_{\text {D }}$ |  |  | V |
| Control Voltage Low |  |  | 0.3 xV VD | V |
| $\begin{array}{\|l} \hline \text { PIN RF Power } \ln ^{1}(50 \Omega): \\ 9 \mathrm{kHz} \leq 1 \mathrm{MHz} \\ 1 \mathrm{MHz} \leq 13.5 \mathrm{GHz} \\ \hline \end{array}$ |  |  | $\begin{gathered} \text { Fig. } 4,5 \\ 30 \end{gathered}$ | dBm dBm |

Note 1: Please consult Figures 4 and 5 (low-frequency graphs) for recommended low-frequency operating power level.

Table 4. Absolute Maximum Ratings

| Symbol | Parameter/Condition | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply voltage | -0.3 | 4.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Voltage on any input except <br> for CTRL and LS inputs | -0.3 | $\mathrm{V}_{\mathrm{DD}}+$ <br> 0.3 | V |
| $\mathrm{~V}_{\mathrm{CTRL}}$ | Voltage on CTRL input |  | 4.0 | V |
| $\mathrm{~V}_{\mathrm{LS}}$ | Voltage on LS input |  | 4.0 | V |
| $\mathrm{~T}_{\mathrm{ST}}$ | Storage temperature range | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{OP}}$ | Operating temperature range | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{IN}}{ }^{1}(50 \Omega)$ | $9 \mathrm{kHz} \leq 1 \mathrm{MHz}$ |  | Fig. $^{4} 4,5$ | dBm |
|  | $1 \mathrm{MHz} \leq 13.5 \mathrm{GHz}$ |  | 30 | dBm |
| $\mathrm{V}_{\mathrm{ESD}}$ | ESD voltage (HBM) ${ }^{2}$ |  | 4000 | V |
|  | ESD voltage (Machine Model) |  | 300 | V |

Notes: 1. Please consult Figures 4 and 5 (low-frequency graphs) for recommended low-frequency operating power level.
2. Human Body Model (HBM, MIL_STD 883 Method 3015.7)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Electrostatic Discharge (ESD) Precautions When handling this UltraCMOS ${ }^{\circledR}$ device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS ${ }^{\circledR}$ devices are immune to latch-up.

## Table 5. Control Logic Truth Table

| LS | CTRL | RFC-RF1 | RFC-RF2 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | off | on |
| 0 | 1 | on | off |
| 1 | 0 | on | off |
| 1 | 1 | off | on |

## Logic Select (LS)

The Logic Select feature is used to determine the definition for the CTRL pin.

## Spurious Performance

The typical spurious performance of the PE42556 is -116 dBm when VSS $=0 \mathrm{~V}$ (bump $1=$ GND). If further improvement is desired, the internal negative voltage generator can be disabled by setting VSS = -VDD.

## Switching Frequency

The PE42556 has a maximum 25 kHz switching rate when the internal negative voltage generator is used (bump1 = GND). The rate at which the PE42556 can be switched is only limited to the switching time (Table 1) if an external negative supply is provided (bump1 = VSS).

## Low Frequency Power Handling: $\mathrm{Z}_{\mathrm{L}}=50 \Omega$

Figure 4 provides guidelines of how to adjust the Vdd and Input Power to the PE42556 device. The upper limit curve represents the maximum Input Power vs Vdd recommended for this part at low frequencies only. Please consult Table 3 for the $1 \mathrm{MHz} \leq 13.5 \mathrm{GHz}$ range.

Figure 4. Maximum Operating Power Limit vs. Vdd and Input Power @ 9 kHz
_—Upper Power Limit


To allow for sustained operation under any load VSWR condition, max power should be kept 6 dB lower than max power in 50 Ohm .

Figure 5 shows how the power limit in Figure 4 will increase with frequency. As the frequency increases, the contours and Maximum Power Limit Curve will increase with the increase in power handling shown on the curve.

Figure 5. Operating Power Offset vs. Frequency (Normalized to $9 \mathbf{k H z}$ )


## Power Handling Examples

Example 1: Maximum power handling at 100 kHz , Z = 50 ohms, VSWR 1:1, and Vdd = 3V

- The power handling offset for 100 kHz from Fig. 5 is 7 dB
- The max power handling at $\mathrm{Vdd}=3 \mathrm{~V}$ is 5.5 dB from Fig. 4
- Derate power under mismatch conditions
- Total maximum power handling for this example is $7 \mathrm{~dB}+5.5 \mathrm{~dB}=12.5 \mathrm{dBm}$


## Evaluation Kit

The SPDT switch EK Board was designed to ease customer evaluation of Peregrine's PE42556 (dual use with PE42554). The RF Common port is connected through a 50 ohm transmission line via the top SMA connector, J1. RF1 and RF2 are connected through 50 ohm transmission lines via SMA connectors J3, and J2, respectively. A through 50 ohm transmission line is available via SMA connectors J4 and J5. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a four metal layers with a total thickness of 62 mils. The top and bottom layers are ROGERS RO4003 material with an 8 mil core and $\mathrm{Er}=3.55$. The middle layers provide ground for the transmission lines. The RF transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 15 mils, and trace gaps of 10 mils.

Figure 6. Evaluation Board Layouts
Peregrine Specification 101/0402


Figure 7. Evaluation Board Schematic
Peregrine Specification 102/0478


## Performance Plots: Temperature $=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ unless otherwise indicated

Figure 8. Nominal Insertion Loss: RF1, RF2


Figure 10. Insertion Loss: RFX @ $\mathbf{2 5}^{\circ} \mathrm{C}$


Figure 12. Isolation: Active Port to Isolated Port @ $25^{\circ} \mathrm{C}$


Figure 9. Insertion Loss: RFX @ 3.3V


Figure 11. Isolation: Active Port to Isolated Port @ 3.3V


Figure 13. Isolation: RFC to Isolated Port @ 3.3V


## Performance Plots: Temperature $=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ unless otherwise indicated

Figure 14. Isolation: RFC to Isolated Port @ $25^{\circ} \mathrm{C}$


Figure 16. Return Loss at Active Port @ $25^{\circ} \mathrm{C}$


Figure 15. Return Loss at Active Port @ 3.3V


Figure 17. IIP3: Third Order Distortion from
$9 \mathrm{kHz}-14 \mathrm{GHz}$


Figure 18. Tape and Reel Specifications


Note: Bumped die are oriented active side down Maximum cavity angle $5^{\circ}$

Drawing not drawn to scale, pocket hole diameter $0.6 \pm 0.05 \mathrm{~mm}$

Table 6. Ordering Information

| Order Code | Package | Specification | Shipping Method |
| :---: | :---: | :---: | :---: |
| PE42556DI | Die on cut Tape and Reel | $81-0012$ | Loose or cut tape |
| PE42556DI-Z | Die on full Tape and Reel | $81-0012$ | 1,000 Dice / Reel |
| PE42556DBI | Die in waffle pack | $81-0015$ | 204 Dice / Waffle pack |
| EK42556-01 | Evaluation Kit |  | $1 /$ box |

## Sales Contact and Information

For sales and contact information please visit www.psemi.com.

[^0]No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com.


[^0]:    Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.
    Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best in Spocification: The dashet contais final data. In possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form)
    The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

