

## **Product Description**

Peregrine's PE97022 is a high-performance integer-N PLL capable of frequency synthesis up to 3.5 GHz. The device is designed for superior phase noise performance while providing an order of magnitude reduction in current consumption, when compared with existing commercial space PLLs.

The PE97022 features a ÷10/11 dual modulus prescaler, counters and a phase comparator as shown in Figure 1. Counter values are programmable through either a serial or parallel interface and can also be directly hardwired.

The PE97022 is optimized for commercial space applications. Single event latch-up (SEL) is physically impossible and single event upset (SEU) is better than 10<sup>-9</sup> errors per bit / day.

The PE97042 is manufactured on Peregrine's UltraCMOS® process, a patented variation of silicon-oninsulator (SOI) technology on a sapphire substrate, offering excellent RF performance and intrinsic radiation tolerance.

# **Product Specification**

## PE97022

3.5 GHz UltraCMOS® Integer-N PLL **Radiation Tolerant for Space Applications** 

#### **Features**

- Low power: 45 mA at 3.3V
- ÷10/11 dual modulus prescaler
- Internal phase detector
- Serial, parallel, or direct hardwired mode
- Phase noise figure of merit: -216 dBc/Hz
- SEU < 10<sup>-9</sup> errors / bit-day
- 100 kRad(Si) total dose
- Pin compatible with the PE9702. packaged in a 44-lead CQFJ (reference application note AN22 at www.psemi.com)

Figure 1. Block Diagram






Figure 2. Pin Configurations (Top View)





Figure 3. Package Type 44-lead CQFJ



**Table 1. Pin Descriptions** 

Pin #	Pin Name	Interface Mode	Туре	Description
1	$V_{DD}$	ALL	Note 1	Power supply input. Input may range from 2.85V to 3.45V. Bypassing recommended.
2	R <sub>0</sub>	Direct	Input	R counter bit0 (LSB)
3	R <sub>1</sub>	Direct	Input	R counter bit1
4	R <sub>2</sub>	Direct	Input	R counter bit2
5	R <sub>3</sub>	Direct	Input	R counter bit3
6	GND	ALL		Ground
-	D <sub>0</sub>	Parallel	Input	Parallel data bus bit0 (LSB)
/	7 M <sub>0</sub> Direct		Input	M counter bit0 (LSB)
	D <sub>1</sub> Parallel		Input	Parallel data bus bit1
8	M <sub>1</sub>	Direct	Input	M counter bit1
0	D <sub>2</sub>	Parallel	Input	Parallel data bus bit2
9	M <sub>2</sub>	Direct	Input	M counter bit2
10	D <sub>3</sub>	Parallel	Input	Parallel data bus bit3
10	M <sub>3</sub>	Direct	Input	M counter bit3
11	$V_{DD}$	ALL	Note 1	Power supply input. Input may range from 2.85V to 3.45V. Bypassing recommended.
12	V <sub>DD</sub>	ALL	Note 1	Power supply input. Input may range from 2.85V to 3.45V. Bypassing recommended.
	S_WR	Serial	Input	Serial load enable input. While S_WR is "low", SDATA can be serially clocked. Primary register data is transferred to the secondary register on S_WR or Hop_WR rising edge.
13	D <sub>4</sub>	Parallel	Input	Parallel data bus bit4
	M <sub>4</sub> Direct		Input	M counter bit4



**Table 1. Pin Descriptions (Cont.)** 

Pin #	Pin Name	Interface Mode	Туре	Description
	SDATA	Serial	Input	Binary serial data input. Input data entered MSB first.
14	D <sub>5</sub>	Parallel	Input	Parallel data bus bit5
	M <sub>5</sub>	Direct	Input	M counter bit5
	SCLK	Serial	Input	Serial clock input. SDATA is clocked serially into the 20-bit primary register (E_WR "low") or the 8-bit enhancement register (E_WR "high") on the rising edge of SCLK.
15	D <sub>6</sub>	Parallel	Input	Parallel data bus bit6
	M <sub>6</sub>	Direct	Input	M counter bit6
	FSELS	Serial	Input	Selects contents of primary register (FSELS = 1) or secondary register (FSELS = 0) for programming of internal counters while in Serial Interface Mode.
16	D <sub>7</sub>	Parallel	Input	Parallel data bus bit7 (MSB)
	Pre_en	Direct	Input	Prescaler enable, active "low". When "high", F <sub>IN</sub> bypasses the prescaler.
17	GND	ALL		Ground
18	FSELP	Parallel	Input	Selects contents of primary register (FSELP=1) or secondary register (FSELP = 0) for programming of internal counters while in Parallel Interface Mode.
	A <sub>0</sub>	Direct	Input	A counter bit0 (LSB)
	Serial Serial			Enhancement register write enable. While E_WR is "high", SDATA can be serially clocked into the enhancement register on the rising edge of SCLK.
19	E_WH	Parallel	Input	Enhancement register write. D[7:0] are latched into the enhancement register on the rising edge of E_WR.
	A <sub>1</sub> Direct		Input	A counter bit1
20	M2_WR	Parallel	Input	M2 write. D[3:0] are latched into the primary register (R[5:4], M[8:7]) on the rising edge of M2_WR.
	A <sub>2</sub>	Direct	Input	A counter bit2
21	Smode	Serial, Parallel	Input	Selects serial bus interface mode ( $\overline{Bmode} = 0$ , Smode = 1) or Parallel Interface Mode ( $\overline{Bmode} = 0$ , Smode = 0)
	<b>A</b> <sub>3</sub>	Direct	Input	A counter bit3 (MSB)
22	Bmode	ALL	Input	Selects direct interface mode (Bmode = 1)
23	$V_{DD}$	ALL	Note 1	Power supply input. Input may range from 2.85V to 3.45V. Bypassing recommended.
24	M1_WR	Parallel	Input	M1 write. D[7:0] are latched into the primary register (Pre_en , M[6:0]) on the rising edge of M1_WR.
25	A_WR	Parallel	Input	A write. D[7:0] are latched into the primary register (R[3:0], A[3:0]) on the rising edge of A_WR.
26	Hop_WR	Serial, Parallel	Input	Hop write. The contents of the primary register are latched into the secondary register on the rising edge of Hop_WR.
27	F <sub>IN</sub>	ALL	Input	Prescaler input from the VCO, 3.5 GHz max frequency. A 22 pF coupling capacitor should be placed as close as possible to this pin and terminated with a $50\Omega$ resistor to ground.
28	F <sub>IN</sub>	ALL	Input	Prescaler complementary input. A 22 pF bypass capacitor should be placed as close as possible to this pin and be connected in series with a $50\Omega$ resistor to ground.
29	GND	ALL		Ground
30	f <sub>p</sub>	ALL	Output	Monitor pin for main divider output. Switching activity can be disabled through enhancement register programming or by floating or grounding $V_{\text{DD}}$ pin 31.



## **Table 1. Pin Descriptions (Cont.)**

Pin #	Pin Name	Interface Mode	Туре	Description			
31	$V_{DD}$ - $f_p$	ALL	Note 1	$V_{DD}$ for $f_p$ . Can be left floating or connected to GND to disable the $f_p$ output.			
32	D <sub>OUT</sub>	Serial, Parallel	Output	Data Out. The MSEL signal and the raw prescaler output are available on D <sub>OUT</sub> through enhancement register programming.			
33	V <sub>DD</sub>	ALL	Note 1	Power supply input. Input may range from 2.85V to 3.45V. Bypassing recommended.			
34	C <sub>EXT</sub>	ALL	Output	Logical "NAND" of PD $_{\overline{U}}$ and PD $_{\overline{D}}$ terminated through an on chip, 2 k $\Omega$ series resistor. Connecting $C_{EXT}$ to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD.			
35	V <sub>DD</sub>	ALL	Note 1	Power supply input. Input may range from 2.85V to 3.45V. Bypassing recommended			
36	PD_Ū	ALL	Output	$PD_{\overline{D}}$ is pulse down when $f_p$ leads $f_c$ .			
37	PD_Ū	ALL		$PD_{-}\overline{U}$ is pulse down when $f_c$ leads $f_{p}$			
38	V <sub>DD</sub> -f <sub>c</sub>	ALL	Note 1	$V_{DD}$ for $f_c$ . Can be left floating or connected to GND to disable the $f_c$ output.			
39	f <sub>c</sub>	ALL	Output	Monitor pin for reference divider output. Switching activity can be disabled through enhancement register programming or by floating or grounding V <sub>DD</sub> pin 38.			
40	GND	ALL		Ground			
41	GND	ALL		Ground			
42	F <sub>R</sub>	ALL	Input	Reference frequency input			
43	LD	ALL	Output	Lock detect and open drain logical inversion of $C_{\text{EXT}}$ . When the loop is in lock, LD is high impedance, otherwise LD is a logic low ("0").			
44	ENH	Serial, Parallel	Input	Enhancement mode. When asserted low ("0"), enhancement register bits are functional.			

1. V<sub>DD</sub> pins 1, 11, 12, 23, 31, 33, 35 and 38 are connected by diodes and must be supplied with the same positive voltage level. V<sub>DD</sub> pins 31 and 38 are used to enable test modes and should be left floating. 2. All digital input pins have 70 k $\Omega$  pull-down resistors to ground.



Table 2. Absolute Maximum Ratings

Symbol	Parameter/Condition	Min	Max	Unit
$V_{DD}$	Supply voltage	-0.3	4.0	٧
Vı	Voltage on any input	-0.3	$V_{DD} + 0.3$	٧
I <sub>I</sub>	DC into any input	-10	+10	mA
Io	DC into any output	-10	+10	mA
T <sub>stg</sub>	Storage temperature range	-65	+150	ô
V <sub>ESD</sub>	ESD voltage HBM*		1000	V

Note: \* Human Body Model (MIL-STD 883 Method 3015 C2)

Table 3. Operating Ratings

Symbol	Parameter/Condition	Min	Max	Unit
$V_{DD}$	Supply voltage	2.85	3.45	V
T <sub>A</sub>	Operating ambient temperature range	-40	+85	°C

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ratings table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

## **Electrostatic Discharge (ESD) Precautions**

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating specified in Table 2.

## Latch-Up Immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

#### **ELDRS**

UltraCMOS devices do not include bipolar minority carrier elements and therefore do not exhibit enhanced low dose rate sensitivity.

Table 4. DC Characteristics @  $V_{DD}$  = 3.3V, -40 °C <  $T_A$  < +85 °C, unless otherwise specified

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		$V_{DD} = 2.85 - 3.45V$				
$I_{DD}$	Operational supply current;	Prescaler disabled		15	20	mA
		Prescaler enabled		45	50	mA
Digital inputs: all e	xcept F <sub>R</sub> , F <sub>IN</sub> , F <sub>IN</sub>	<u>.</u>				
V <sub>IH</sub>	High level input voltage	V <sub>DD</sub> = 2.85–3.45V	0.7 x V <sub>DD</sub>			V
V <sub>IL</sub>	Low level input voltage	V <sub>DD</sub> = 2.85–3.45V			0.3 x V <sub>DD</sub>	V
I <sub>IH</sub>	High level input current	$V_{IH} = V_{DD} = 3.45V$			70	μA
I <sub>IL</sub>	Low level input current	$V_{IL} = 0, V_{DD} = 3.45V$	-1			μΑ
Reference divider i	nput: f <sub>r</sub>	•	•		'	
I <sub>IHR</sub>	High level input current	$V_{IH} = V_{DD} = 3.45V$			100	μΑ
I <sub>ILR</sub>	Low level input current	$V_{IL} = 0, V_{DD} = 3.45V$	-100			μΑ
Counter and phase	e detector outputs: fc, fp	•	•		'	
V <sub>OLD</sub>	Output voltage LOW	I <sub>out</sub> = 6 mA			0.4	V
V <sub>OHD</sub>	Output voltage HIGH	$I_{out} = -3 \text{ mA}$	V <sub>DD</sub> - 0.4			V
Lock detect output	s: C <sub>EXT</sub> , LD	•	•		'	
V <sub>OLC</sub>	Output voltage LOW, C <sub>EXT</sub>	I <sub>out</sub> = 100 μA			0.4	V
V <sub>OHC</sub>	Output voltage HIGH, C <sub>EXT</sub>	I <sub>out</sub> = -100 μA	V <sub>DD</sub> - 0.4			V
V <sub>OLLD</sub>	Output voltage LOW, LD	I <sub>out</sub> = 1 mA			0.4	V



## Table 5. AC Characteristics @ $V_{DD} = 3.3V$ , $-40 \, ^{\circ}C < T_{A} < +85 \, ^{\circ}C$ , unless otherwise specified

	25 /	•	•			
Symbol	Parameter	Condition	Min	Тур	Max	Unit
Control inter	rface and latches (see Figures 1, 10 and 11)					
f <sub>Clk</sub>	Serial data clock frequency	Note 1			10	MHz
t <sub>ClkH</sub>	Serial clock HIGH time		30			ns
t <sub>ClkL</sub>	Serial clock LOW time		30			ns
t <sub>DSU</sub>	SDATA set-up time after SCLK rising edge, D[7:0] set-up time to M1_WR, M2_WR, A_WR, E_WR rising edge		10			ns
t <sub>DHLD</sub>	SDATA hold time after SCLK rising edge, D[7:0] hold time to M1_WR, M2_WR, A_WR, E_WR rising edge		10			ns
t <sub>PW</sub>	S_WR, M1_WR, M2_WR, A_WR, E_WR pulse width		30			ns
t <sub>CWR</sub>	SCLK rising edge to S_WR rising edge. S_WR, M1_WR, M2_WR, A_WR falling edge to Hop_WR rising edge		30			ns
t <sub>CE</sub>	SCLK falling edge to E_WR transition		30			ns
t <sub>WRC</sub>	S_WR falling edge to SCLK rising edge. Hop_WR falling edge to S_WR, M1_WR, M2_WR, A_WR rising edge		30			ns
t <sub>EC</sub>	E_WR transition to SCLK rising edge		30			ns
t <sub>MDO</sub>	MSEL data out delay after F <sub>IN</sub> rising edge	C <sub>L</sub> = 12 pf			8	ns
Main divider	r (including prescaler)					
		External AC coupling 275 MHz ≤Freq ≤3200 MHz	<b>-</b> 5		5	dBm
$P_{F\_IN}$	Input level range	External AC coupling 3.2 GHz <freq ghz<br="" ≤3.5="">3.15V ≤V<sub>DD</sub> ≤3.45V</freq>	0		5	dBm
Main divider	r (prescaler bypassed)			•	•	
F <sub>IN</sub>	Operating frequency		50		300	MHz
$P_{F\_IN}$	Input level range	External AC coupling	<b>–</b> 5		5	dBm
Reference d	livider					· I
F <sub>R</sub>	Operating frequency	Note 3			100	MHz
P <sub>Fr</sub>	Reference input power <sup>2</sup>	Single-ended input	-2		10	dBm
Phase detec	etor			•	1	
fc	Comparison frequency	Note 3			50	MHz
SSB phase r	noise ( $F_{IN}$ = 1.9 GHz, $F_{R}$ = 20 MHz, $f_{c}$ = 20 MHz, LBW = 50 I	kHz, V <sub>DD</sub> = 3.3V, temp = +25 °C)	)			1
$\Phi_{N}$	Phase noise	100 Hz offset		-89	-83	dBc/Hz
$\Phi_{N}$	Phase noise	1 kHz offset		-95	-91	dBc/Hz
$\Phi_{N}$	Phase noise	10 kHz offset		-102	-96	dBc/Hz
	I.	<u> </u>		1	1	1
	noise ( $F_{IN}$ = 1.9 GHz, $F_{R}$ = 20 MHz, $f_{c}$ = 20 MHz, LBW = 50 I	kHz, V <sub>DD</sub> = 3.0V, temp = +25 °C)	)			
	noise ( $F_{IN}$ = 1.9 GHz, $F_{R}$ = 20 MHz, $f_{c}$ = 20 MHz, LBW = 50 l Phase noise	kHz, $V_{DD} = 3.0V$ , temp = +25 °C 100 Hz offset		-87	-70	dBc/Hz
SSB phase r			)	-87 -94	-70 -81	dBc/Hz

 1. f<sub>clk</sub> is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify f<sub>clk</sub> specification.
2. CMOS logic levels can be used to drive the reference input. If the V<sub>DD</sub> of the CMOS driver matches the V<sub>DD</sub> of PLL IC, then the reference input can be DC coupled. Otherwise, the reference input should be AC coupled.
3. Parameter is guaranteed through characterization only and is not tested. Notes:



Figure 4. RF Sensitivity vs Frequency (Typical Device at Temperature = +25 °C)





Figure 5. Typical Phase Noise for PE97022,  $V_{DD}$  = 3.3V, Temp = +25 °C, Fvco = 1.92 GHz, Fcomp = 20 MHz, Loop Bandwidth = 50 kHz






### **Functional Description**

The PE97022 consists of a prescaler, counters, a phase detector, and control logic. The dual modulus prescaler divides the VCO frequency by either 10 or 11, depending on the value of the modulus select. Counters R and M divide the reference and prescaler output, respectively, by integer values stored in a 20-bit register. An additional counter (A) is used in the modulus select logic. The phase-frequency detector

generates up and down frequency control signals. The control logic includes a selectable chip interface. Data can be written via serial bus, parallel bus, or hardwired directly to the pins. There are also various operational and test modes and a lock detect output.

Figure 6. Functional Block Diagram





## Figure 7. Equivalent Input Diagram: Reference Input

#### **Reference Input**




Figure 8. Equivalent Input Diagram: Main Input





Figure 9. Equivalent Output Diagram:  $PD_{\overline{D}}$  &  $PD_{\overline{U}}$  Outputs





#### **Main Counter Chain**

#### Normal Operating Mode

The main counter chain divides the RF input frequency ( $F_{IN}$ ) by an integer derived from the user-defined values in the M and A counters. It is composed of the 10/11 dual modulus prescaler, modulus select logic, and 9-bit M counter. Setting  $\overline{\text{Pre\_en}}$  "low" enables the 10/11 prescaler. Setting  $\overline{\text{Pre\_en}}$  "high" allows  $F_{IN}$  to bypass the prescaler and powers down the prescaler.

The output from the main counter chain  $(f_p)$  is related to the VCO frequency,  $F_{IN}$ , by the following equation:

$$f_p = F_{IN} / [10 \times (M + 1) + A]$$
 (1) where

 $A \le M + 1, 1 \le M \le 511$ 

When the loop is locked,  $F_{IN}$  is related to the reference frequency ( $F_{R}$ ) by the following equation:

$$F_{IN} = [10 \times (M + 1) + A] \times [F_R / (R + 1)]$$
 (2) where

 $A \le M + 1, 1 \le M \le 511$ 

A consequence of the upper limit on A is that  $F_{IN}$  must be greater than or equal to 90 x  $[F_R/(R+1)]$  to obtain contiguous channels. Programming the M counter with the minimum value of "1" will result in a minimum M counter divide ratio of "2".

In Direct Interface mode, main counter inputs  $M_7$  and  $M_8$  are internally forced low. In this mode, the M value is limited to  $1 \le M \le 127$ .

#### Prescaler Bypass Mode

Setting Pre\_en "high" allows F<sub>IN</sub> to bypass and power down the prescaler. In this mode, the 10/11 prescaler and A register are not active, and the input VCO frequency is divided by the M counter directly. The following equation relates F<sub>IN</sub> to the reference frequency, F<sub>R</sub>:

$$F_{IN} = (M + 1) \times [F_R / (R + 1)]$$
 (3) where

 $1 \le M \le 511$ 

In Direct Interface mode, main counter inputs  $M_7$  and  $M_8$  are internally forced low. In this mode, the M value is limited to  $1 \le M \le 127$ .

#### **Reference Counter**

The reference counter chain divides the reference frequency ( $F_R$ ) down to the phase detector comparison frequency,  $f_c$ .

The output frequency of the 6-bit R counter is related to the reference frequency by the following equation:

$$f_c = F_R / (R + 1)$$
 where

 $0 \le R \le 63$ 

Note that programming R with "0" will pass the reference frequency  $(F_R)$  directly to the phase detector.

In Direct Interface mode, R counter inputs  $R_4$  and  $R_5$  are internally forced low ("0"). In this mode, the R value is limited to  $0 \le R \le 15$ .

#### **Register Programming**

Parallel Interface Mode

Parallel Interface Mode is selected by setting the Bmode input "low" and the Smode input "low".

Parallel input data, D[7:0], are latched in a parallel fashion into one of three 8-bit primary register sections on the rising edge of M1\_WR, M2\_WR, or A\_WR per the mapping shown in *Table 7*. The contents of the primary register are transferred into a secondary register on the rising edge of Hop\_WR according to the timing diagram shown in *Figure 10*. Data is transferred to the counters as shown in *Table 6*.

The secondary register acts as a buffer to allow rapid changes to the VCO frequency. This double buffering for "ping-pong" counter control is programmed via the FSELP input. When FSELP is "high", the primary register contents set the counter inputs. When FSELP is "low", the secondary register contents are utilized.

Parallel input data, D[7:0], are latched into the enhancement register on the rising edge of E\_WR according to the timing diagram shown in *Figure 10*. This data provides control bits as shown in *Table 7* with bit functionality enabled by asserting the ENH input "low".



#### Serial Interface Mode

Serial Interface mode is selected by setting the Bmode input "low" and the Smode input "high". While the E WR input is "low" and the S WR input is "low", serial input data (SDATA input), Bo to B<sub>19</sub>, is clocked serially into the primary register on the rising edge of SCLK, MSB (B<sub>0</sub>) first. The contents from the primary register are transferred into the secondary register on the rising edge of either S WR or Hop WR according to the timing diagram shown in Figure 11. Data is transferred to the counters as shown in Table 6.

The double buffering provided by the primary and secondary registers allows for "ping-pong" counter control using the FSELS input. When FSELS is "high", the primary register contents set the counter inputs. When FSELS is "low", the secondary register contents are utilized.

While the E\_WR input is "high" and the S\_WR input is "low", serial input data (SDATA input), B<sub>0</sub> to B<sub>7</sub>, is clocked serially into the enhancement register on the rising edge of SCLK, MSB (B<sub>0</sub>) first. The enhancement register is double buffered to prevent inadvertent control changes during serial loading, with buffer capture of the seriallyentered data performed on the falling edge of E WR according to the timing diagram shown in Figure 11. After the falling edge of E WR, the data provides control bits as shown in *Table 8* with bit functionality enabled by asserting the ENH input "low".

#### Direct Interface Mode

Direct Interface mode is selected by setting the Bmode input "high". Counter control bits are set directly at the pins as shown in *Table 6*. In Direct Interface mode, main counter inputs M<sub>7</sub> and M<sub>8</sub>, and R counter inputs R<sub>4</sub> and R<sub>5</sub> are internally forced low ("0").

Table 6. Primary Register Programming

Interface Mode	ENH	Bmode	Smode	R <sub>5</sub>	R <sub>4</sub>	M <sub>8</sub>	M <sub>7</sub>	Pre_en	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	Mo	R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	<b>A</b> <sub>3</sub>	A <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>
Parallel	1	0	0		2_WF edge				M1_WR rising edge load					A_WR rising edge load									
				D <sub>3</sub>	D <sub>2</sub>	$D_1$	$D_0$	$D_7$	$D_6$	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$	D <sub>7</sub>	$D_6$	D <sub>5</sub>	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$
Serial*	1	0	1	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	B <sub>6</sub>	B <sub>7</sub>	B <sub>8</sub>	B <sub>9</sub>	B <sub>1</sub>	B <sub>11</sub>	B <sub>12</sub>	B <sub>13</sub>	B <sub>14</sub>	B <sub>15</sub>	B <sub>16</sub>	B <sub>17</sub>	B <sub>18</sub>	B <sub>19</sub>
Direct	1	1	х	0	0	0	0	Pre_en	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	Мз	M <sub>2</sub>	M <sub>1</sub>	Mo	R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	<b>A</b> <sub>3</sub>	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>

Note: \* Serial data clocked serially on SCLK rising edge while E\_WR "low" and captured in secondary register on S\_WR rising edge.



(last in) LSB

Table 7. Enhancement Register Programming

Interface Mode	ENH	Bmode	Smode	Reserved	Reserved	Reserved	Power down	Counter load	MSEL output	Prescaler output	f <sub>c</sub> , f <sub>p</sub> $\overline{\text{OE}}$			
Parallel	0	0	0		E_WR rising edge load									
Parallel	0	U	U	$D_7$	$D_6$	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>			
Serial*	0	0	1	$B_0$	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	B <sub>6</sub>	B <sub>7</sub>			

Note: \* Serial data clocked serially on SCLK rising edge while E\_WR "high" and captured in the double buffer on E\_WR falling edge.



(last in) LSB

Figure 10. Parallel Interface Mode Timing Diagram





Figure 11. Serial Interface Mode Timing Diagram





### **Enhancements Register**

The functions of the enhancement register bits are shown below with all bits active "high".

Table 8. Enhancement Register Bit Functionality

В	it Function	Description						
Bit 0	Reserved*							
Bit 1	Reserved*							
Bit 2	Reserved*							
Bit 3	Power down	Power down of all functions except programming interface.						
Bit 4	Counter load	Immediate and continuous load of counter programming as directed by the Bmode and Smode inputs.						
Bit 5	MSEL output	Drives the internal dual modulus prescaler modulus select (MSEL) onto the D <sub>OUT</sub> output.						
Bit 6	Prescaler output	Drives the raw internal prescaler output (fmain) onto the D <sub>OUT</sub> output.						
Bit 7	$f_p$ , $f_c \overline{OE}$	f <sub>p</sub> , f <sub>c</sub> outputs disabled.						

Note: \* Program to 0.

#### **Phase Detector**

The phase detector is triggered by rising edges from the main Counter (f<sub>p</sub>) and the reference counter ( $f_c$ ). It has two outputs, namely PD  $\overline{U}$ , and PD  $\overline{D}$ . If the divided VCO leads the divided reference in phase or frequency (fp leads fc), PD  $\overline{D}$  pulses "low". If the divided reference leads the divided VCO in phase or frequency (fr leads  $f_p$ ), PD  $\overline{U}$  pulses "low". The width of either pulse is directly proportional to phase offset between the two input signals, fp and fc. The phase detector gain is 430 mV / radian.


PD  $\overline{U}$  and PD  $\overline{D}$  are designed to drive an active loop filter which controls the VCO tune voltage. PD Upulses result in an increase in VCO frequency and PD $\overline{D}$  results in a decrease in VCO frequency.


A lock detect output, LD is also provided, via the pin C<sub>EXT</sub>. C<sub>EXT</sub> is the logical "NAND" of PD\_U and PD\_D waveforms, which is driven through a series  $2 k\Omega$  resistor. Connecting  $C_{EXT}$  to an external shunt capacitor provides integration. CEXT also drives the input of an internal inverting comparator with an open drain output. Thus LD is an "AND" function of PD  $\overline{U}$  and PD  $\overline{D}$ . See Figure 6 for a schematic of this circuit.



## Figure 12. Package Drawing

44-lead CQFJ






All dimensions are in inches

DOC-62332



Figure 13. Top Marking Specifications



 $\triangle$  = Pin 1 indicator

97022-XX = Part number (XX will be specified by the PO and/or

the assembly instructions)

YYWW = Date Code, last two digits of the year and work week

ZZZZZZZ = Lot Code (up to seven digits)

nnnnn = Serial number of the part (up to six digits)

PRT-25129

**Table 9. Ordering Information** 

Order Code	Description	Package	Shipping Method
97022-01*	Engineering samples	44-lead CQFJ	40 units / tray
97022-11	Flight units	44-lead CQFJ	40 units / tray
97022-00	Evaluation kit		1 / box

Note: \* The PE97022-01 devices are ES (engineering sample) prototype units intended for use as initial evaluation units for customers of the PE97022-11 flight units. The PE97022-01 device provides the same functionality and footprint as the PE97022-11 space qualified device, and intended for engineering evaluation only. They are tested at +25 °C only and processed to a non-compliant flow (e.g. no burn-in, non-hermetic, etc). These units are non-hermetic and are not suitable for qualification, production, radiation testing or flight use.

#### **Sales Contact and Information**

For sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. <u>Preliminary Specification:</u> The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: ht