


# **Product Description**

The PE43703 is a HaRP™-enhanced, high linearity, 7-bit RF Digital Step Attenuator (DSA). This highly versatile DSA covers a 31.75 dB attenuation range in 0.25 dB, 0.5 dB, or 1.0 dB steps. The customer can choose which step size and associated specifications are best suited for their application. The Peregrine 50Ω RF DSA provides multiple CMOS control interfaces and an optional external Vss feature. It maintains high attenuation accuracy over frequency and temperature and exhibits very low insertion loss and low power consumption. Performance does not change with V<sub>DD</sub> due to on-board regulator. This next generation Peregrine DSA is available in a 5x5 mm 32-lead QFN footprint.

The PE43703 is manufactured on Peregrine's UltraCM process, a patented variation of silicon-on-insulator (St technology on a sapphire substrate, offering the performa of GaAs with the economy and integration of conver CMOS.

Figure 1. Package Type

32-lead 5x5x0.85 mm QFN Package



hematic Dia Figure 2. Functional

# **Product Specification**

# PE43703

50 Ω RF Digital Attenuator 7-bit, 31.75 dB, 9 kHz - 6000 MHz Vss<sub>EXT</sub> option

#### **Features**

- HaRP™-enhanced UltraCMOS™ device
- Attenuation s: 0.25 dB
- nonoton onotonicity for ≤ 6.0 GHz
- pical 59 dBm IIP3
  - xcellent low-frequency performance
- ernal ss Control (Vss<sub>EXT</sub>)
- Power Supply Voltage
- witch settling time
- ogramming Modes:
  - **Direct Parallel** Latched Parallel
  - · Serial-Addressable: Program up to eight addresses 000 - 111
- High-attenuation state @ power-up (PUP)
- CMOS Compatible
- · No DC blocking capacitors required







Table 1. Electrical Specifications: 0.25 dB steps @ +25°C, V<sub>DD</sub> = 3.3 V or 5.0 V, Vss<sub>EXT</sub> = -2.7 V or GND

Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency Range			9 kHz		4000 MHz	
Attenuation Range	0.25 dB Step			0 – 31.75		dB
Insertion Loss		9 kHz ≤ 4 GHz		1.9	2.4	dB
Attenuation Error	0 dB - 7.75 dB Attenuation settings 8 dB - 31.75 dB Attenuation settings 0 dB - 31.75 dB Attenuation settings	9 kHz < 3 GHz 9 kHz < 3 GHz 3 GHz < 4 GHz			±(0.2+1.5%) ±(0.15+4%) ±(0.25+4.5%)	dB dB dB
Return Loss		9 kHz - 4 GHz		8		dB
Relative Phase	All States	9 kHz - 4 GHz		33		deo
P1dB (note 1)	Input	20 MHz - 4 GHz	30	32		dBm
IIP3	Two tones at +18 dBm, 20 MHz spacing	20 MHz - 4 GHz		59		авт
Typical Spurious Value <sup>2</sup>	Vss <sub>EXT</sub> grounded	1 MHz ◆		-110		dBm
Video Feed Through				10		mVpp
Switching Time	50% DC CTRL to 10% / 90% RF			650		ns
RF Trise/Tfall	10% / 90% RF			400		ns
Settling Time	RF settled to within 0.05 dB of final value. RBW = 5 MHz, Averaging ON.	70		X	25	μs

Notes:


# Performance Plots, 0.25 dB step

Figure 3. 0.25 dB Step Attenuation\*



<sup>\*</sup>Monotonicity held so long as Step-Attenuator does not cross below -0.25

Figure 5.0.25 dB Major State Bit Error



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Figure 4. 0.25 dB Step, Actual vs. Ideal Attenuation





Figure 6. 0.25 dB Attenuation Error



Document No. 70-0245-05

UltraCMOS™ RFIC Solutions

<sup>1.</sup> Please note Maximum Operating Pin (50Ω) of +23dBm as shown in Table 5

<sup>2.</sup> To prevent negative voltage generator spurs, supply –2.7 volts to sext.




Table 2. Electrical Specifications: 0.5 dB steps @ +25°C, V<sub>DD</sub> = 3.3 V or 5.0 V, Vss<sub>EXT</sub> = -2.7 V or GND

Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency Range			9 kHz		5000 MHz	
Attenuation Range	0.5 dB Step			0 – 31.5		dB
Insertion Loss		9 kHz ≤ 5 GHz		2.0	2.6	dB
Attenuation Error	0 dB - 31.5 dB Attenuation settings 0 dB - 16.5 dB Attenuation settings 17 dB - 31.5 dB Attenuation settings	9 kHz < 4 GHz 4 ≤ 5 GHz 4 ≤ 5 GHz			±(0.25+4.5%) ±(0.3+5%) ±(1.3+0%)	dB dB dB
Return Loss		9 kHz - 5 GHz		6		dB
Relative Phase	All States	9 kHz - 5 GHz		8		deg
P1dB (note 1)	Input	20 MHz - 5 GHz	30	32		<b>dB</b> m
IIP3	Two tones at +18 dBm, 20 MHz spacing	20 MHz - 5 GHz		57	<b>V</b>	dBm
Typical Spurious Value <sup>2</sup>	Vss <sub>EXT</sub> grounded	1 MHz		-110		dBm
Video Feed Through						mVpp
Switching Time	50% DC CTRL to 10% / 90% RF			\$50		ns
RF Trise/Tfall	10% / 90% RF			400	)	ns
Settling Time	RF settled to within 0.05 dB of final value. RBW = 5 MHz, Averaging ON.			X	25	μs

Notes:


# Performance Plots, 0.5 dB step

Figure 7. 0.5 dB Step Attenuation\*



\*Monotonicity is held so long as Step-Atts quador does not cross below -0.5

Figure 9.0.5 dB Major State Bit Error



Document No. 70-0245-05 | www.psemi.com

Figure 8. 0. dB Step, Actual vs. Ideal Attenuation





Figure 10. 0.5 dB Attenuation Error



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

<sup>1.</sup> Please note Maximum Operating Pin (50Ω) of +23dBm as shown in Table 5

<sup>2.</sup> To prevent negative voltage generator spurs, supply –2.7 volts to sext.




Table 3. Electrical Specifications: 1 dB steps @ +25°C, V<sub>DD</sub> = 3.3 V or 5.0 V, Vss<sub>EXT</sub> = -2.7 V or GND

Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency range			9 kHz		6000 MHz	
Attenuation Range	1 dB Step			0 - 31		dB
Insertion Loss		9 kHz ≤6 GHz		2.3	2.8	dB
Attenuation Error	0 dB - 31 dB Attenuation settings 0 dB - 12 dB Attenuation settings 13 dB - 31 dB Attenuation setting 0 dB - 31 dB Attenuation settings	9 kHz - 4 GHz 4 GHz ≤ 6 GHz 4 GHz ≤ 6 GHz 4 GHz ≤ 6 GHz		Ca	±(0.25+4.5%) +0.4+8% +1.4+0% -0.2-3%	dB dB dB dB
Return Loss		9 kHz - 6 GHz				dB
Relative Phase	All States	9 kHz - 6 GHz		4	•	deg
P1dB (note 1)	Input	20 MHz - 6 GHz	30	32		dBm
IIP3	Two tones at +18 dBm, 20 MHz spacing	20 MHz - 6 GHz		53		dBm
Typical Spurious Value <sup>2</sup>	Vss <sub>EXT</sub> grounded	1 MHz		-110		dBm
Video Feed Through				10		mVpp
Switching Time	50% DC CTRL to 10% / 90% RF			c50 L		ns
RF Trise/Tfall	10% / 90% RF			400		ns
Settling Time	RF settled to within 0.05 dB of final value. RBW = 5 MHz, Averaging ON.	70		X	25	μs

Notes:

# Performance Plots, 1 dB step

Figure 11. 1 dB Step Attenuation



\*Monotonicity is held so long as Step-Atta quarry not cross below -1

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Figure 12. 13B Step, Actual vs. Ideal Attenuation





Figure 14. 1 dB Attenuation Error



<sup>1.</sup> Please note Maximum Operating Pin (50Ω) of +23dBm as shown in Table (

<sup>2.</sup> To prevent negative voltage generator spurs, supply –2.7 volts to sext



# Performance Plots, 1 dB step (continued)

# Figure 15. 1 dB Attenuation Error (continued)




Figure 16. Insertion Loss @ Temperature





Figure 17. Input Return Loss (+25C)



ss (+25C)




Figure 19. Inpu Return Loss @ ture for





Figure 20. Output Return Loss @ Temperature for 16 dB State



Document No. 70-0245-05 | www.psemi.com

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.



# **Performance Plots (continued)**

Figure 21. Relative Phase Error




Figure 23. Attenuation Error @ 900 MHz




Figure 25. Attenuation Error @





Figure 22. Relative Phase Error vs.



@ 1800 MHz




Figure 26. Input IP3 vs. Frequency






Figure 27. Pin Configuration (Top View)




Table 4. Pin Descriptions

Pin No.	Pin Name	Description
1	N/C	No Connect
2	$V_{DD}$	Power supply pin
3	P/S	Serial/Parallel mode select
4	A0	Address Bit A0 connection
5	GND	Ground
6	GND	Ground
7	RF1	RF1 port
8 - 17	GND	Ground
18	RF2	xF2 pc
19	GND	Grand
20	Vss <sub>ext</sub>	External Vss Control
21	A	Address Bit A2 connection
22	A	Address Bit A1 comestion
23	LE	Serial interface Laton Er able input
24		Serial interface clock input
25	SI	Serial nerface Data input
26	C16 (D6)	Parallel control bit, 16 dB
27	C8 (D5)	Parallel ontro bit, 8 dB
28	C4 (D4)	Parallel control bit, 4 dB
29	C2 (D3)	Parallel control bit, 2 dB
30	C1 (D2)	Parallel control bit, 1 dB
31	C0.5 (D1)	Parallel control bit, 0.5 dB
32	C0.25 (D0)	Parallel control bit, 0.25 dB
Paddle	GND	Ground for proper operation

Note: Ground C0.25, C0.5, C1 C2, C4, C8, C16 if not in use.

# **Electrostatic Discharge (ESD) Precautions**

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

### Latch-Up Avoidance

Unlike conventional CN devices are immune to

# Optional External

For proper op I must be in the d the swit h FET's are ative voltage require the lowest Vss<sub>EXT</sub> can be applied to gative voltage generator to

#### Switching requency

The PE43703 has a maximum 25 kHz switching rate EXT is grounded. Switching rate is defined to d at which the DSA can be toggled across enuation states.

#### Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE43703 in the 5x5 QFN package is MSL1.

# **Exposed Solder Pad Connection**

The exposed solder pad on the bottom of the package must be grounded for proper device operation.



**Table 5. Operating Ranges** 

Parameter	Min	Тур	Max	Units
V <sub>DD</sub> 3.3 V Power Supply Voltage	3.0	3.3	3.6	V
V <sub>DD</sub> 5.0 V Power Supply Voltage	4.5	5.0	5.5	V
Vss <sub>EXT</sub> Negative Power Supply Voltage <sup>1</sup>	-3.0	-2.7	-2.4	V
IDD Power Supply Current		70	350	μΑ
Digital Input High	2.6		5.5	V
P <sub>IN</sub> Input power (50Ω): 9 kHz ≤ 20 MHz 20 MHz ≤ 6 GHz			See fig. 28 +23	dBm dBm
T <sub>OP</sub> Operating temperature range	-40	25	85	°C
Digital Input Low	0		1	V
Digital Input Leakage			15	μΑ

Note: 1. Applied only when external VSS power supply used. Pin 20 must be grounded when using internal Vss supply

**Table 6. Absolute Maximum Ratings** 

Symbol	Parameter/Conditions	Min	Max	Units
$V_{DD}$	Power supply voltage	-0.3	6.0	V
Vss <sub>EXT</sub>	Vss External Negative Power Supply Voltage (optional)	-4.0	0.3	V
Vı	Voltage on any Digital input	-0.3	5.8	V
P <sub>IN</sub>	Input power (50Ω) 9 kHz ≤ 2 m/z 20 M/z ≤ 6 GHz		See fig. 28	dBm dBm
T <sub>ST</sub>	Storage temperature range	-65	50	c
V <sub>ESD</sub>	ESD voltage (HBI)) ESD voltage (wachir e Model)		500 100	V

Note: 1. Human B dy Model (HBM, MIL\_ST) 883 Method 3015.7)

Exceeding absolute maximum ratings may cause permanent damage. Operating should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Figure 28. Maximum Power Handling Capablity.  $Z_0 = 50 \, \Omega$ 





**Table 7. Control Voltage** 

State	Bias Condition
Low	0 to +1.0 Vdc at 2 μA (typ)
High	+2.6 to +5 Vdc at 10 μA (typ)

# **Table 8. Latch and Clock Specifications**

Latch Enable	Shift Clock	Function
0	<b>↑</b>	Shift Register Clocked
1	Х	Contents of shift register transferred to attenuator core

#### **Table 9. Parallel Truth Table**

	F	Parallel	Contro	l Settir	ng		Attenuation
D6	D5	D4	D4 D3 D2		D1	D0	Setting RF1-RF2
L	L	L	L	L	L	L	Reference I.L.
L	L	L	L	L	L	Н	0.25 dB
L	L	L	L	L	Н	L	0.5 dB
L	L	L	L	Н	L	L	1
L	L	L	Н	L	L	L	
L	L	Н	L	L	L	I	4 dB
L	Н	L	L	L	L	L	8 dB
Н	L	L	L	L	L	L	16 dB
Н	Н	Н	Н	Н	Н	Н	31.75 dB

**Table 10. Serial Address Word Truth Table** 

		Α	ddres	s Word	ł			Address
A7 (MSB)	A6	A5	A4	А3	A2	<b>A</b> 1	A0	Setting
Х	Х	Х	Х	Х	L	L	L	000
Х	Х	Х	Х	Х	L	L	Н	001
Х	Х	Х	Х	Х	L	Н	L	010
Х	Х	Х	Х	Х		Н	Н	011
Х	Х	Х	Х		Ħ	L	L	1
Х	Х	Х	X 🖣	Х	Ξ(	L		101
Х	Х	Х	A		Н	H		110
Х	X	X	Х	X	Н		Н	111

# ial Attenua jor

			At	tenuat	ion W	rd			Attenuation
	DΣ	B	D5	D	D3	2	D1	D0 (LSB)	Setting RF1-RF2
	_	L	L	X	L	L	L	L	Reference I.L.
	۲	ا ـ	با	L	>	L	L	Ι	0.25 dB
	L	L	Y	L	L	L	Н	L	0.5 dB
	۰ ا	-1	١	L	L	Н	L	Ш	1 dB
1	1	4	٦	L	Η	L	L	Ш	2 dB
	X	1	_l	Ι	┙	L	L	L	4 dB
	J		Ι	L	L	L	L	Ш	8 dB
		Н	L	L	L	L	L	L	16 dB
/	L	Н	Н	Н	Н	Н	Н	Н	31.75 dB

Table 12. Serial sable Regist

Bits can either be set to logic high or logic low

D7 must be set to logic low

LSB (first in)

Q1         Q13         Q12         Q1         Q10         Q9         Q8         Q7         Q6         Q5         Q4         Q3         Q2         Q1         Q0           A7         A6         A5         A4         S         A2         A1         A0         D7         D6         D5         D4         D3         D2         D1         D0																
	Q15	Q14	Q13	Q12	Q11	Q10	Q9	Q8	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
	A7	A6	A5	AV4		A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0

**Attenuation Word** 

Attenuation Word is derived directly from the attenuation value. For example, to program the 18.25 dB state at address 3:

Address word: XXXXX011

Attenuation Word: Multiply by 4 and convert to binary  $\rightarrow$  4 \* 18.25 dB  $\rightarrow$  73  $\rightarrow$  01001001

Serial Input: XXXXX01101001001



# **Programming Options**

#### Parallel/Serial Selection

Either a parallel or serial-addressable interface can be used to control the PE43703. The  $\overline{P}/S$  bit provides this selection, with  $\overline{P}/S=LOW$  selecting the parallel interface and P/S=HIGH selecting the serialaddressable interface.

#### **Parallel Mode Interface**

The parallel interface consists of seven CMOScompatible control lines that select the desired attenuation state, as shown in Table 9.

The parallel interface timing requirements are defined by Fig. 30 (Parallel Interface Timing Diagram), Table 9 (Parallel Interface AC Characteristics), and switching speed (Table 1).

For *latched*-parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per Fig. 30) to latch new attenuation state into device.

For direct parallel programming, the Latch En (LE) line should be pulled HIGH. Changing attenuation state control values will a ran state to new attenuation. Direct mode ideal for manual control of the device (using hardwre, switches, or jumpers).

# Serial-Addressable Inter

The serial-addressable interface is a 16-bit s parallel-out shift register buffered by a trans latch. The 16-bits make up two words comprised of 8-bits each. The irst word is the Atta which controls to second word is the Addre ss Word, which is com pared to the static (or programmed) logical tates of the A0, A1 inputs. If the is an address match, A changes state its current state will remain unchanged 19 illustrates an example timing diagram in programming a state. It is required that all parallel control inputs be grounded when the DSA is used in serialaddressable mode.

The serial-addressable interface is controlled using three CMOS-compatible signals: Serial-In (SI), Clock (CLK), and Latch Enable (LE). The SI and CLK inputs allow data to be serially entered into the shift register. Serial data is clocked in LSB first, beginning with the Attenuation Word.

The shift register must be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data into the DSA. Address Word and Attenuation Word truth tables are listed in T & Table 11, respectively. A programming e the serial-addressable register is illustrated in Tab 12. The serial-addressable timing diagran illustrated in Fig. 29.

initialize to the maximum setting (31.7 B) on power-up for both ble and arched-parallel modes of ation and will remain in this setting until the user rogramming word. In directparallel mode, t can be preset to any state dB range by pre-setting the parallel control pins prior to power-up. In this mode, there is a 400-us delay between the time the DSA is vered up to the time the desired state is uring this power-up delay, the device attenuates to the maximum attenuation setting 1.75 dB) before defaulting to the user defined state. If the control pins are left floating in this mode during power-up, the device will default to the minimum attenuation setting (insertion loss state).

Dynamic operation between serial-addressable and parallel programming modes is possible.

If the DSA powers up in serial-addressable mode (P/ S = HIGH), all the parallel control inputs DI[6:0] must be set to logic low. Prior to toggling to parallel mode, the DSA *must* be programmed serially to ensure D[7] is set to logic low.

If the DSA powers up in either latched or directparallel mode, all parallel pins DI[6:0] must be set to logic low prior to toggling to serial-addressable mode  $(\overline{P}/S = HIGH)$ , and *held* low until the DSA has been programmed serially to ensure bit D[7] is set to logic low.

The sequencing is only required once on powerup. Once completed, the DSA may be toggled between serial-addressable and parallel programming modes at will.

LE

DO[6:0]



Figure 29. Serial-Addressable Timing Diagram




Table 13. Serial-Addressa AC Characteris

 $V_{DD} = 3.3 \text{ or } 5.0 \text{ V}, -40$ C, unless other vise specified

VALID

Symbol	Parameter	Min	Max	<b>U</b> nit
F <sub>CLK</sub>	Serial clock frequency	÷	10	MHz
T <sub>CLKH</sub>	Seriet clock NICH time	30		ns
T <sub>CLKL</sub>	Serial clock LOW time	80	-	ns
SU	ast senal clock rising edge aloo time to Latch Enclile rising edge	10	-	ns
T <sub>LEPW</sub>	Latch Enable min pulse violati	30	-	ns
T <sub>SISU</sub>	Serial data se up time	10	-	ns
T <sub>SIH</sub>	Serial data held time	10	-	ns
$T_{DISU}$	Parallel data setup time	100	-	ns
T <sub>DIH</sub>	Parallel data hold time	100	-	ns
T <sub>ASU</sub>	Address setup time	100	-	ns
T <sub>AH</sub>	Address hold time	100	-	ns
T <sub>PSSU</sub>	Parallel/Serial setup time	100	-	ns
T <sub>PSH</sub>	Parallel/Serial hold time	100	-	ns
$T_{PD}$	Digital register delay (internal)	-	10	ns

Table 14. Parallel and Direct Interface **AC Characteristics** 

 $V_{DD}$  = 3.3 or 5.0 V, -40° C <  $T_A$  < 85° C, unless otherwise specified

Symbol	Parameter	Min	Max	Unit
T <sub>LEPW</sub>	Latch Enable minimum pulse width	30	-	ns
T <sub>DISU</sub>	Parallel data setup time	100	-	ns
T <sub>DIH</sub>	Parallel data hold time	100	-	ns
T <sub>PSSU</sub>	Parallel/Serial setup time	100	-	ns
T <sub>PSIH</sub>	Parallel/Serial hold time	100	-	ns
T <sub>PD</sub> Digital register delay (internal)		=	10	ns
T <sub>DIPD</sub>	Digital register delay (internal, direct mode only)	-	5	ns



#### **Evaluation Kit**

The Digital Attenuator Evaluation Kit board was designed to ease customer evaluation of the PE43703 Digital Step Attenuator.

Direct-Parallel Programming Procedure
For automated direct-parallel programming, connect the test harness provided with the EVK from the parallel port of the PC to the J1 & Serial header pin and set the D0-D6 SP3T switches to the 'MIDDLE' toggle position. Position the Parallel/ Serial (P/S) select switch to the Parallel (or left) position. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in Direct-Parallel mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.


For manual direct-parallel programming, disconnect the test harness provided with the from the J1 and Serial header pins. Pasitid Parallel/Serial (P/S) select switch to the left) position. The LE pin on the Seral be tied to  $V_{DD}$ . Switches D0-D6 are 23T switches which enable the user to manually program the parallel bits. When any input DVD6 is toggled 'UP', logic high is presented to the parallel input. When toggled 'DOWN', logic low is presented to the parallel input. Setting D0-D6 to the 'MIDD toggle position presents an OPEN, which on-chip logic . Table 9 depicts the parallel programming truth table and Fig. res the parallel programming timing

La ched Parallel Programs ing Procedure
For automated latched-parallel programming, the
procedure is identical to the direct-parallel method.
The user only must ensure that Latched-Parallel is
selected in the software.

For manual latched-parallel programming, the procedure is identical to direct-parallel except now the LE pin on the Serial header must be logic low as the parallel bits are applied. The user must then pulse LE from 0V to V<sub>DD</sub> and back to 0V to latch the programming word into the DSA. LE must be logic low prior to programming the next word.

# Figure 31. Evaluation Board Layout

Peregrine Specification 101-0312



Note: Reference Fig. 12 for Evaluation Board Schematic

Serial-Addressable Programming Procedure Position the Parallel/Serial (P/S) select switch to the Serial (or 19ht) position. Prior to cramming, the user must define an address etting using the ADD header pin. Jump the middle pins on the ADD header A0-A2 (or lower) w of pins to set logic high, or jump the middle pins to the upper row of pins to set logic low. If the ADD pins are left open, then 000 become the default address. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in Serial-Addressable mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.



Figure 32. Evaluation Board Schematic

Peregrine Specification 102-0381






Figure 34. Tape and Reel Drawing




Table 15. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
PE43703MLI	43703	PE43703 G - 32QFN 5x5mm-75A	Green 32-lead 5x5mm QFN	Bulk or tape cut from reel
PE43703MLI-Z	43703	PE43703 G - 32QFN 5x5mm-3000C	Green 32-lead 5x5mm QFN	3000 units / T&R
EK43703-01	43703	PE43703 G - 32QFN 5x5mm-EK	Evaluation Kit	1 / Box

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.



# Sales Offices

#### The Americas

## **Peregrine Semiconductor Corporation**

9380 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499

### **Europe**

### **Peregrine Semiconductor Europe**

Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173 Fax: +33-1-4741-9173

# **High-Reliability and Defense Products**

Americas San Diego, CA, USA Phone: 858-731-9475 Fax: 848-731-9499

Europe/Asia-Pacific
Aix-En-Provence Cedex 3, France
Phone: +33-4-4239-3361

Fax: +33-4-4239-7227

For a list of representatives in your area, please refer to our We site www.psemi.com

# Data Sheet Identification

# Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

#### Preliminary Specification

The data sheet contains pleiningly data. Additional data may be added at a later date. Peregrine reserves the right to change specimations at any time without notice in order to supply the best possible product.

# **Product Specification**

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

# Peregrine Semiconductor, Asia Pacific (APAC)

Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652

### Peregrine Semiconductor Rorea

#B-2607, Kolon Tripolis, 776 Geumgok-dong, Bundan-gu, Songnam-si Gyeonggi-do, 463-945 South Korea

Tel: +82-31-728-3 39 Fax: +82-31-728-3 40

#### Peregrine Serviconductor K.K., Japan

Teikoku Huse Fower 108-6 1-1-1-10-kisainur-cho, Chiyota-ku Tokyo 100-1011 Japan Teik-1-3 3502-5211

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.

Document No. 70-0245-05 | www.psemi.com

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.