

# **Product Description**


The PE43502 is a HaRP™-enhanced, high linearity, 5-bit RF Digital Step Attenuator (DSA). This highly versatile DSA covers a 15.5 dB attenuation range in 0.5 dB steps. The Peregrine 50Ω RF DSA provides multiple CMOS control interfaces. It maintains high attenuation accuracy over frequency and temperature and exhibits very low insertion loss and low power consumption. Performance does not change with V<sub>DD</sub> due to on-board regulator. This next generation Peregrine DSA is available in a 4x4 mm 24-lead QFN footprint.

The PE43502 is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Package Photo 24-lead 4x4x0.85 mm QFN Package



Figure 2. Functional Schematic Diagram



# **Product Specification** PE43502

50 Ω RF Digital Attenuator 5-bit, 15.5 dB, 9 kHz - 6 GHz

#### **Features**

- HaRP™-enhanced UltraCMOS™ device
- Attenuation: 0.5 dB steps to 15.5-dB
- High Linearity: Typical 58 dBm IP3
  - Excellent low frequency performance
- Supply Voltage 3.3 V or 5.0 V Power
- Fast switch settling time
- Modes:
  - ect Parallel
  - atched Parallel
  - Serial
- igh-attenuation e @ power-up (PUP)
- **CMOS Compatible**
- capacitors required
- a 24-lead 4x4x0.85 mm QFN




Table 1. Electrical Specifications @ +25°C, V<sub>DD</sub> = 3.3 V or 5.0 V

Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency Range			9 kHz		6 GHz	
Attenuation Range	0.5 dB Step			0 – 15.5		dB
Insertion Loss		9 kHz ≤ 6 GHz		2.4	2.9	dB
Attenuation Error	0 dB - 15.5 dB Attenuation settings 0 dB - 7.5 dB Attenuation settings 8 dB - 15.5 dB Attenuation settings 0 dB - 15.5 dB Attenuation settings	9 kHz < 4 GHz 4 GHz ≤ 6 GHz 4 GHz ≤ 6 GHz 4 GHz ≤ 6 GHz			±(0.3 + 3%) +0.4 + 4% +0.5 + 8%	dB dB dB dB
Return Loss		9 kHz - 6 GHz		17		dB
Relative Phase	All States	9 kHz - 6 GHz		<b>\$</b> 18		deg
P1dB (note 1)	Input	20 MHz - 6 GHz	30	32		dBm
IIP3	Two tones at +18 dBm, 20 MHz spacing	20 MHz - 6 GHz		58		dBm
Typical Spurious Value		1 MHz		-110		dBm
Video Feed Through				10		mVpp
Switching Time	50% DC CTRL to 10% / 90% RF			650		ns
RF Trise/Tfall	10% / 90% RF			400		ns
Settling Time	RF settled to within 0.05 dB of final value RBW = 5 MHz, Averaging ON.			4		μs

Note 1. Please note Maximum Operating Pin ( $50\Omega$ ) of +23dBm as shown in Table 3.


## **Performance Plots**

Figure 3. 0.5dB Step Error vs. Frequency\*



<sup>\*</sup>Monotonicity is held so long as Step-Error does not cross below

Figure 5. 0.5dB Major State Bit Error



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Figure 4. 1dB Attendation vs. Attenuation State




Figure 6. 0.5dB Attenuation Error vs. Frequency






Figure 7. Insertion Loss vs. Temperature




Figure 8. Input Return Loss vs. Attenuation  $\dot{@}$  T = +25C




Figure 9. Output Return Loss vs. Attenuation




Figure 10. Relative Phase vs.





Figure 11. Attenuation Error Temperature @ 6 GHz








Figure 13. Pin Configuration (Top View)




Table 2. Pin Descriptions

•					
Pin No.	Pin Name	Description			
1	GND	Ground			
2	$V_{DD}$	Power supply pin			
3	P/S	Serial/Parallel mode select			
4	GND	Ground			
5	RF1	RF1 port			
6 - 13	GND	Ground			
14	RF2	RF2 port			
15	GND	Ground			
16	LE	Serial interface Latch Enable input			
17	CLK	Serial interface Clock input			
18	SI	Serial interface Data input			
19	GND	Ground			
20	C8 (D5)	Parallel control bit, 8 dB			
21	C4 (D4)	Parallel control bit, 4 dB			
22	C2 (D3)	Parallel control bit, 2 dB			
23	C1 (D2)	Parallel control bit, 1 dB			
24	C0.5 (D1)	Parallel control bit, 0.5 dB			
Paddle	GND	Ground for proper operation			

Note: Ground C0.5, C1 C2, C4, C8,

# **Exposed Solder Pad Connection**

The exposed solder on the bottom of the pac must be grounded f or proper device operation

#### Moistu<sub>1</sub>

The Moisture Sensitivity Level rating the 24-lead 49

#### Switching Frequency

The PE43503 has a maximum 25 kHz switching rate. Switching rate is defined to be the speed at which the DSA can be toggled across attenuation states.

# Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

**Table 3. Operating Ranges** 

Parameter	Min	Тур	Max	Units
V <sub>DD</sub> Power Supply Voltage	3.0	3.3		V
V <sub>DD</sub> Power Supply Voltage		5.0	5.5	V
I <sub>DD</sub> Power Supply Current		70	350	μΑ
Digital Input High	2.6		5.5	V
P <sub>IN</sub> Input power (50Ω): 9 kHz ≤ 20 MHz 20 MHz ≤ 6 GHz	Y	4	Fig. 14 +23	dBm dBm
T <sub>OP</sub> Operating temperature range	-40	25	85	°C
Digital Input Low	0		1	V
Digital Input Leakage <sup>1</sup>			15	μΑ

Note 1. Input leakage current


Table 4. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Nax	Units
V <sub>DD</sub>	Power supply voltage	-	6.0	V
Vı	Voltage on any Digital input	-0.3	5.8	V
T <sub>ST</sub>	Storage temperature range	-65	150	°C
Pin	Input power (50Ω) 9 kHz≤20 MHz 20 MHz 6 C.12		Fig. 14 +23	dBm dBm
VESD	ESD voltage (HPM) <sup>1</sup> ESD voltage (Nachine Model)		500 100	V V

1. Human Bo M, MIL\_STD 883 Method 3015.7)

Exceeding absolu maximum ratings may cause mage. Operation should be restricted to the Operating Ranges table. Operation pelating range maximum and absolute for extended periods may reduce reliability.

14. Maximum Power Handling Capability



# **Electrostatic Discharge (ESD) Precautions**

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.



**Table 5. Control Voltage** 

<u> </u>						
State	Bias Condition					
Low	0 to +1.0 Vdc at 2 μA (typ)					
High	+2.6 to +5 Vdc at 10 μA (typ)					


**Table 6. Latch and Clock Specifications** 

Latch Enable Shift Clock		Function
X	1	Shift Register Clocked
1	Х	Contents of shift register transferred to attenuator core

## **Table 7. Parallel Truth Table**

	Paralle	Attenuation Setting			
D5	D4	D3	D2	D1	RF1-RF2
L	L	L	L	L	Reference I.L.
L	L	L	L	Н	0.5 dB
L	L	L	Н	L	1 dB
L	L	Н	L	L	2 dB
L	Н	L	L	L	4 dB
Н	L	L	L	L	8 dB
Н	Н	Н	Н	Н	15.5 dB

Table 9. Serial Register M



Attenuation Word is derived directly from the attenuation value. For example, to program the 12.5 dB state:

Attenuation Word: Multiply by 4 and convert to binary  $\rightarrow$  4 \* 12.5 dB  $\rightarrow$  50  $\rightarrow$  00110010

Serial Input: 00110010

Table 8.	<b>Attenuation</b>	Word	Truth	Table
----------	--------------------	------	-------	-------

Attenuation Word							Attenuation	
D7	D6	D5	D4	D3	D2	D1	D0 (LSB)	Setting RF1-RF2
L	L	L	L	L	L	L	L	Reference I.L.
L	L	L	L	L	L	Н	L	0.5 dB
L	L	L	L	L	Н	L .	<b>\[</b>	1 dB
L	L	L	L	Н	L	7		2 dB
L	L	L	Н	L.	<b>L</b>	L		4 dB
L	L	Н	L	L			1	8 dB
L	L	Н	Н	+	$\pm$	-		15.5 dB



# **Programming Options**

#### Parallel/Serial Selection

Either a parallel or serial interface can be used to control the PE43502. The  $\overline{P}/S$  bit provides this selection, with  $\overline{P}/S=LOW$  selecting the parallel interface and  $\overline{P}/S=HIGH$  selecting the serial interface.

#### **Parallel Mode Interface**

The parallel interface consists of five CMOS-compatible control lines that select the desired attenuation state, as shown in *Table 7*.

The parallel interface timing requirements are defined by *Fig. 16* (Parallel Interface Timing Diagram), *Table 11* (Parallel Interface AC Characteristics), and switching speed (*Table 1*).

For *latched*-parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (*per Fig. 16*) to latch new attenuation state into device.

For *direct* parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct Mode is ideal for manual control of the device (using hardwire, switches, or jumpers).

#### Serial Interface

The serial interface is a 8-bit serial in, parallel-out shift register buffered by a transparent latch. The 8-bits make up the Attenuation Word that controls the DSA. *Fig. 15* illustrates a example timing diagram for programming a state

The serial-interface is controlled using three. (IN) compatible signals: Serial-In (SI), Clock (CLK), and Latch Enable (LE). The SI and CLK inputs a low data to be serially entered into the shift register. Serial data is clocked in LSB first.

The shift register must be loaded while LE is held LOW to prevent the attenuator value from changing

as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data into the DSA. Attenuation Word truth table is listed in *Table 8*. A programming example of the serial register is illustrated in *Table 9*. The serial timing diagram is illustrated in *Fig. 15*. It is required that all parallel pins be grounded when the DSA is used in serial mode.

# Power-up Control Settings

The PE43502 will always initialize to attenuation setting (15.5 dB) on power-up for both the serial and latched-parallel modes of operation and will remain in this setting until the user latches in the next programming word. In direct-parallel mode, o any state within the 15.5 the DSA reset dB range by pre-setting the parallel control kins prior to power up. In this mode, there is a 400-us delay between the time the DSA is powered-up to the time the desired state is set. During this power-up delay, the device attenuates to the maximum attenuation ting (15.5 dB) before defaulting to the user defined state. If the control pas are left floating in this mode during power-up, the device will default to the minimum attent attor setting (insertion loss state).

Dynamic peration between serial and parallel program ain a modes is possible.

If The ASA powers up in serial mode (P/S = HIGH), all the parallel control inputs DI[5:1] must be set to logic low. Prior to toggling to parallel mode, the DSA must be programmed serially to ensure D[7] is set to logic low.

If the DSA powers up in either latched or direct-parallel mode, all parallel pins DI[5:1] must be set to logic low prior to toggling to serial mode (P/S = HIGH), and *held* low until the DSA has been programmed serially to ensure bit D[7] is set to logic low.

The sequencing is only required once on powerup. Once completed, the DSA may be toggled between serial and parallel programming modes at will.








Figure 16. Latched-Parallel/Direct-Parallel Timing Diagram




Table 10. Serial Interface AC Characteristics

 $V_{DD} = 3.3 \text{ or } 5.0 \text{ V}, -40^{\circ} \text{ C} < T_A < 85^{\circ} \text{ C}, \text{ unless}$ therwise specified

Symbol	Parameter	Min.	Max.	Unit
F <sub>CLK</sub>	Serial clock frequency		10	MHz
T <sub>CLKH</sub>	Serial clock HIGH time	30	-	ns
T <sub>CLKL</sub>	Serial clock LOW time	30	-	ns
T <sub>LESU</sub>	Last serial clock rising edge setup time to Latch Enable rising edge	10	-	
$T_{LEPW}$	Latch Enable minimum pulse width	30		ns
T <sub>SISU</sub>	Serial data-setup time	10	Q	ns
T <sub>SIH</sub>	Serial data hold time		<u> </u>	ns
T <sub>DISU</sub>	Parallel data setup time	100	-	ns
$T_DIH$	Parallel data hold time	100	-	ns
T <sub>ASU</sub>	Address setup time	100	-	ns
T <sub>AH</sub>	Address hold time	100	-	ns
T <sub>PSSU</sub>	Parallel/Serial setup time	100	-	ns
T <sub>PSH</sub>	Parallel/Serial hold time	100	-	ns
$T_{PD}$	Digital register delay (internal)	-	10	ns

allel and Direct Interface AC

 $-40^{\circ}$  C < T<sub>A</sub> < 85° C, unless otherwise specified

Symbol	Parameter	Min	Max	Unit
$T_{LEPW}$	Latch Enable minimum pulse width	30	-	ns
T <sub>DISU</sub>	Parallel data setup time	100	-	ns
T <sub>DIH</sub>	Parallel data hold time	100	-	ns
T <sub>PSSU</sub>	Parallel/Serial setup time	100	-	ns
T <sub>PSIH</sub>	Parallel/Serial hold time	100	-	ns
$T_{PD}$	Digital register delay (internal)	-	10	ns
$T_{DIPD}$	Digital register delay (internal, direct mode only)	-	5	ns



# **Evaluation Kit**

The Digital Attenuator Evaluation Kit board was designed to ease customer evaluation of the PE43502 Digital Step Attenuator.

Direct-Parallel Programming Procedure
For automated direct-parallel programming, connect the test harness provided with the EVK from the parallel port of the PC to the J1 & Serial header pin and set the D0-D6 SP3T switches to the 'MIDDLE' toggle position. Position the Parallel/Serial (P/S) select switch to the Parallel (or left) position. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in Direct-Parallel mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.


For manual direct-parallel programming, disconnect the test harness provided with the EVK from the J1 and Serial header pins. Position the Parallel/Serial (P/S) select switch to the Parallel (or left) position. The LE pin on the Serial header must be tied to V<sub>DD</sub>. Switches D0-D6 are St switches which enable the user to manually program the parallel bits. When any input D0-D6 is toggled 'UP', logic high is presented to the parallel input. When toggled 'DOWN logic low is presented to the parallel input Setting D0-D6 to the 'MIDDLE' toggle position presents an OPEN, which forces an on-chip logic low. Table 9 depicts the parallel programming truth table and Fig. 16 illustrates the parallel programming timing diagram.

Latched Parallel Programming Procedure
For automated latched-parallel programming, the procedure is identical to the direct ratalel method. The user only must ensure that Latched-Parallel is selected in the software.

For manual latched-parallel programming, the procedure is identical to direct-parallel except now the LE pin on the Serial header must be logic low

Figure 17. Evaluation Board Layout

Peregrine Specification 101-0310



Note: Revirence Figure 18 for Evaluation Board Schematic

as the parallel bits are applied. The user must then pulse LE from 0V to  $V_{\rm DD}$  and back to 0V to latch the programming word into the DSA. LE must be logic low prior to programming the next word.

## Serial Programming Procedure

Position the Parallel/Serial (P/S) select switch to the Serial (or right) position. The evaluation software is written to operate the DSA in either Parallel or Serial Mode. Ensure that the software is set to program in Serial mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.



Figure 18. Evaluation Board Schematic





Figure 20. Tape and Reel Drawing



Order Code	Code Part Marking Description		Package	Shipping Method
PE43502MLI	43502	PE43502G-24QFN 4x4mm-75A	Green 24-lead 4x4mm QFN	Bulk or tape cut from reel
PE43502MLI-Z	43502	PE43502G-24QFN 4x4mm-3000C	Green 24-lead 4x4mm QFN	3000 units / T&R
EK43502-01	PE43502 -EK	PE43502-24QFN 4x4mm-EK	Evaluation Kit	1 / Box



# **Sales Offices**

#### The Americas

### Peregrine Semiconductor Corporation

9380 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499

# **Europe**

# **Peregrine Semiconductor Europe**

Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173 Fax: +33-1-4741-9173

# **High-Reliability and Defense Products**

Americas San Diego, CA, USA Phone: 858-731-9475 Fax: 848-731-9499

Europe/Asia-Pacific Aix-En-Provence Cedex 3, France Phone: +33-4-4239-3361

Fax: +33-4-4239-7227

# For a list of representatives in your area, please refer to our Web site at: www.pserni.com

# **Data Sheet Identification**

## Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change any manner without notice.

## Preliminary Specification

The data sheet contains preliminary dat. A ditional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

#### **Product Specification**

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

#### Document No. 70-0247-06 | www.psemi.com

# Peregrine Semiconductor, Asia Pacific (APAC)

Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652

# Peregrine Semiconductor, Kores

#B-2607, Kolon Tripolis, 210 Geumgok-dong, Bundang-gu Seongnam-Gyeonggi-do, 463-943 South Korea

Tel: +82-31-728-3939 Fax: +82-31-728-3940

# Peregrine Semiconductor K.K., Japan

Teikoku Hotel Tower 105-6 1-1-1 Uchisaiwai-cho Chiyoda-ku Tokyo 106-0011 Japan

Tel: +81-3-3502-5211 Fax: +81-3-3502-521

the information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.