

## MC33989 Silicon Mask Errata

### INTRODUCTION

This errata applies to the MC33989 device. It describes the specific conditions and events necessary for the occurrence of an unexpected reset. Work around solutions to avoid the reset are also described.

This errata sheet applies to the following product families:

- MC33989DWB/R2
- MCZ33989EG/R2 (Pb-Free)

### DEVICE REVISION/MARKING IDENTIFICATION

The device marking identification is indicated by "MC33989DW" or "MCZ33989EG". All standard devices are marked with a device identification and build information code.

### DEVICE BUILD INFORMATION / DATE CODE

Device markings indicate build information containing the week and year of manufacture. The date is coded with the last four characters of the nine character build information code (e.g. "CTKAH0429"). The date is coded as four numerical digits where the first two digits indicate the year and the last two digits indicate the week. For instance, the date code "0429" indicates the 29th week of the year 2004.

### DEVICE PART NUMBER PREFIXES

Some device samples are marked with a **PC** prefix. A **PC** prefix indicates a prototype device which has undergone basic testing only. After full characterization and qualification, devices will be marked with the **MC** or **SC** prefix.

## ANALOG L01M, MASK ERRATA - UNEXPECTED RESET

### GENERAL DESCRIPTION

Following specific timing between SPI commands and upon a device mode change via an MCR register write command, an unexpected reset could be generated.

The necessary conditions and events required in order to get the unexpected reset are the following:

step 1) Device should be in Stand-by mode or in Normal mode

step 2) SPI\_1: write to any register except the MCR register (SPI\_1 read is not relevant).

step 3) Delay (value discussed below)

step 4) SPI\_2: write to the MCR register to change the device mode (from Stand-by to Normal or Stop, from Normal to Stand-by or Stop)

Depending upon the delay [step 3], the phase of the SCLK signal versus the device internal clock signal will vary. If the phase is matched (internal clock signal edge occurring at same time as external SCLK pulse) a reset will occur approximately 20 $\mu$ s after the MCR write [step 4) SPI\_2].

Reset means that the device enters the reset mode, and that the  $\overline{\text{RST}}$  pin is set low. Reset mode is entered for a time "T\_reset\_dur" (ref to device data sheet). After this "T\_reset dur" delay, the device will enter the Normal request mode.

The following paragraphs describe in more detail the necessary conditions for the unexpected reset to occur, and the work around to avoid the reset. Two cases exist depending if  $\overline{\text{CS}}$  is held low for a single SPI command or for more than one SPI command. They are discussed separately.

In the following figures, only the relevant signals are shown ( $\overline{\text{CS}}$ , SCLK and  $\overline{\text{RST}}$ ). The internal clock and its phase versus external signals is not shown, as it is not visible from the outside.

## CASE 1: $\overline{\text{CS}}$ IS TOGGLED AT EACH SPI COMMAND

### Occurrence

A reset may occur if the "delay\_a1" or "delay\_a2" is between 17.6 $\mu$ s and 22.4 $\mu$ s.

Definition of "delay\_a1": this is the delay between the falling edge of 7th clock of the SPI\_1 and the falling edge of the 8th clock of SPI\_2.

Definition of "delay\_a2": this is the delay between the rising edge  $\overline{\text{CS}}$  of the SPI\_1 and the falling edge of the 8th clock of SPI\_2.

Note: the 17.6 $\mu$ s and 22.4 $\mu$ s values are derived from the tolerance of the period of the internal clock signal. As stated above, a reset will occur if "delay\_a" is within the above window AND if the phase condition are matched. Both conditions are necessary, and this mean that reset will not occur every time "delay\_a" is within the 17.6 to 22.4 $\mu$ s window.

Figure 1 below is the illustration for case 1, when both conditions for "delay\_a" and "phase" are met.




Figure 1.  $\overline{\text{CS}}$  low for a single SPI command

### WORK AROUND FOR CASE 1:

The work around is to ensure that the "delay\_a1" AND "delay\_a2" are shorter than 17.6 $\mu$ s or longer than 22.4 $\mu$ s. This will prevent the phase conditions between internal clock signal and SPI signals to be matched.

*In order to be safe, the recommendation is to use "delay\_a1" longer than 25 $\mu$ s.*

## Case 2: $\overline{\text{CS}}$ is maintained low for more than one SPI command


### Occurrence

A reset may occur if the "delay\_b" between the falling edge of the 7th clock pulse of "SPI\_1" and the falling edge of the 8th clock pulse of "SPI\_n" is longer than 8.8 $\mu$ s. SPI\_n is the last SPI command occurring while  $\overline{\text{CS}}$  is held low.

Definition of "delay\_b": this is the delay between the falling edge of 7th clock of the SPI\_1 and the falling edge of the 8th clock of SPI\_n.

Note: the 8.8 $\mu$ s value is derived from the tolerance of the period of the internal clock signal. As stated above, a reset will occur if "delay\_b" is greater than 8.8 $\mu$ s AND if the phase conditions are matched. This mean that reset will not occur every time "delay\_b" is > 8.8 $\mu$ s.

Figure 2 below is the illustration for case 2, when both conditions for “delay\_b” and “phase” are met.



(1): Not same register as previous SPI command, other wise respect “T2spi” delay described in device data sheet

**Figure 2.  $\overline{CS}$  low for more than one SPI command**


### WORK AROUND FOR CASE 2:

If the  $\overline{CS}$  has to be maintained low for the series of SPI write commands (which includes the MCR write), “delay\_b” must be shorter than  $8.8\mu s$ . The “delay\_b” is considered from the first SPI command occurring after a  $\overline{CS}$  low transition to the MCR write command (ref to fig 2), so in the case of many SPI commands (i.e 3 or more) such delay will likely not be met, due to SPI frequency limitation.

A more practical solution is to ensure that the MCR write command occurs with a dedicated high to low transition on  $\overline{CS}$ , AND to ensure that the delay between the  $\overline{CS}$  rising edge of the previous SPI commands and the 8th clock pulse of the MCR write command is greater than  $22.4\mu s$ .

**In order to be safe, the recommendation is to use “T\_delay” longer than  $25\mu s$ .**

The work around is illustrated in the figure below:



(1): not MCR

(2): not same register as previous SPI command, other wise respect “T2spi” delay described in device data sheet

**Figure 3. work around when  $\overline{CS}$  is maintained low for several SPI commands**

### EXAMPLE OF UNCRITICAL SCENARIOS:

ex1: SPI command “read any register” followed by SPI command “write MCR register” (independent of  $\overline{CS}$  operation):

ex 2: Write to MCR register the same content as the previous write to MCR, this mean no device mode change (independent or previous SPI command, write or read, and independent of  $\overline{CS}$  operation).

**Result: no unexpected reset.**

### Questions to verify if application is potentially affected.

Below is a list of question which will help to asses if the application is affected by the unexpected reset.

1. What is the impact of an unexpected reset to the application?
2. Is “MCR write” command used?
3. Is the previous SPI a “read” or a “write” command?
4. What is the delay between an “SPI MCR write” and previous the “SPI write”?
5. How is the delay in item 4 compared to “delay\_a1”, “delay\_a2” and “ delay\_b”?

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **E-mail:**

[support@freescale.com](mailto:support@freescale.com)

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2006. All rights reserved.