

Features

- Compatible with HDMI 1.3c
- Supports 2.5 Gbps signaling rate for 480i/p, 720i/p, and 1080i/p resolutions up to 12-bit color depth
- Integrated receiver termination
- Adaptive receiver equalization to accommodate to different input cable lengths
- DDC buffer link
- Embedded memory for EDID function
- Intra-pair skew < 40 ps
- Inter-pair skew < 65 ps
- System Level ESD Protection Exceeds 6 kV (direct contact) for TMDS Inputs and DDC Interface
- Supply voltage, VCC= 3.3 V +/- 5%
- Controllable shutdown and standby modes for power saving
- 5-V tolerance on all side band signals
- 48-pin LQFP package
- Green part and 260 °C reflow rated

Applications

- Digital TV
- Digital projector
- Digital monitor
- Audio/video receiver

Description

The AZHW171D is a single-port High-Definition Multimedia Interface (HDMI) or DVI re-driver which allows 1 HDMI or DVI port to be connected to a single display terminal. Four TMDS channels, one hot plug detector, and a digital display control (DDC) interface are supported on the re-driver. Each TMDS channel allows signaling rates up to 2.5 Gbps to allow 1080p resolution in 12-bit color depth.

With one control pin, the AZHW171D can be operated at the shutdown mode. At this condition, all TMDS input terminations are disconnected and at the state of high impedance. Moreover, the DDC link is disabled due to that all internal devices are turned off and the HPD output is connected to the HPD_SINK. This allows the initiation of the HDMI physics address discovery process. Termination resistor (50- Ω), pulled up to VCC, are integrated at each TMDS receiver input. External terminations are not required as shown in Fig.1. Moreover, the AZHW171D is the generation of the devices from Amazing




Fig.1. TMDS internal termination

to integrate the Extended Display Identification Data (EDID). The EDID is stored in on-chip memory (256 bytes) and it is built-in on the re-driver through the DDC bus.

The AZHW171D provides adaptive input equalization for different ranges of cable lengths. Each **TMDS** receiver owns frequency responsive equalization circuits. The receiver with optimized equalization supports the connection in different range HDMI cables. Moreover, 0-ohm (recommended value) calibration resistor is tied to GND for RP1 (pin 7) pin, the receiver of the re-driver with adaptive equalization supports the input connection in different **HDMI** cables. Also. Α 0-ohm range





(recommended value) calibration resistor is tied to GND for RP2 (pin 37) pin. A 100k-ohm (recommended value) calibration resistor is tied to GND for RP3 (pin 3) pin.

The AZHW171D supports two types of power saving operations. When a system is under shutdown mode and there is no digital audio/visual content from a connected source to minimize power consumption from TMDS inputs, outputs, and internal circuits. When a system is under standby mode (PS at logic high), only TMDS clock inputs, outputs and termination are turned on, and the selected DDC buffer link from the source to sink. At this state, the system can be quick recovery as the digital audio/visual content from a connected source. Otherwise, to filter

supply noise, all VCC pins are recommended to have a 0.01 uF capacitor tied from each VCC pin to ground directly. For the ESD protection function, the AZHW171D is designed to withstand the ESD level (IEC61000-4-2) to contact mode 6 kV. For the requirements of application, a higher protection level is needed. The AZHW171D can provide TMDS pairs, DDC, and HPD pins' ESD levels (IEC61000-4-2) to contact mode 6 kV. And external ESD components are not required for the criteria of ESD contact mode 6 kV.


For the VSADJ pin, it is recommended to be tied a 6.2-k Ω resistor (10% precision) to control the output swing to the HDMI compliance test. The device is characterized for operation from 0 °C to 70 °C.





Circuit diagram

Pin Configuration





TERMINAL FUNCTIONS

TERMIN			D
NAME	NO.	I/O	Description
A1, A2, A3, A4	30, 32, 34, 36	I	TMDS positive inputs
B1, B2, B3, B4	29, 31, 33, 35	I	TMDS negative inputs
GND	8,9, 43		Ground
DO	44		Power saving selector
PS	11	I	PS= highstandby mode
LIDD	00	0	PS= lownormal mode
HPD	26	0	Source port hot plug detector output
HPD_SINK	23	l	Sink port hot plug detector input
SCL	28	I/O	Source port DDC I ² C clock line
SCL_SINK	21	I/O	Sink port DDC I2C clock line
SDA	27	I/O	Source port DDC I ² C data line
SDA_SINK	22	I/O	Sink port DDC I ² C data line
EN	25	I	Source enable
VCC	5, 24, 41, 45		Power supply
Vsadj	12	I	TMDS compliant voltage swing control
Y1, Y2, Y3, Y4	19, 17, 15, 13	0	Sink port TMDS positive outputs
Z1, Z2, Z3, Z4	20, 18, 16, 14	0	Sink port TMDS negative outputs
Rp1	7		Calibration resistor (0-ohm to GND)
Rp2	37		Calibration resistor (0-ohm to GND)
Rp3	3		Calibration resistor (100k-ohm to GND)
WP	6	I	Write protection for memory
CE	1		Capacitor for memory enable function
RESET	4		Capacitor for memory reset function
	2, 10, 38, 39,		
NC	40, 42, 44, 46,		NC pins
	47, 48		



Table-1-1: Source Selection Lookup (Normal and shutdown operations)

	TROL NS	I/O SEL	I/O SELECTED	
EN	PS	Yx/Zx	SCL_sink SDA_sink	HPD
н	L	Ax/Bx 50Ω Terminations are connected	SCL SDA	HPD_SINK
L	L	Ax/Bx 50Ω Terminations are disconnected	Be pulled high by external pull-up termination	HPD_SINK

Note. H: logic high; L: logic low;

Table-1-2: Source Selection Lookup (Standby-mode operation)

CONTR	OL PINS	I/O SELECTED		HOT PLUG DETECT STATUS
EN	PS	Yx/Zx	SCL_sink SDA_sink	HPD
н	Ħ	A1/B1 are active A2/B2, A3/B3, and A4/B4 are inactive	SCL SDA	HPD_SINK

Note. H: logic high; L: logic low;



ABSOLUTE MAXIMUM RATINGS

			UNIT
Supply voltage range	VCC		-0.5V to 4V
Voltage range	An, Bn		2.5V to 4V
	Ym, Zm, VSADJ, HPD, PS, WP		-0.5V to 4V
	SCL, SCL_SINK, SDA, SDA_SIN EN	K, HPD_SINK,	-0.5V to 5.5V
Electrostatic discharge	System level (direct contact) (1)	An, Bn, SCL, SDA, HPD,	+/-6 KV
	Human body model (2)	An, Bn, SCL, SDA, HPD	+/- 8 KV
		All pins	+/- 4 KV
	Machine model (2)	All pins	+/- 200V
	Charged-device model (2)	All pins	+/- 1000V

^{*(1)} System level: tested in accordance with IEC61000-4-2

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT			
VCC Supply voltage	3.135	3.3	3.465	V			
T _A Operating free-air temperature	0	25	70	°C			
TMDS differential pins							
V _{IC} Input common mode voltage	VCC-0.4		VCC+0.01	V			
V _{ID} Receiver peak-to-peak differential input voltage	150		1560	mV_{P-P}			
R _{VSADJ} Resistor for TMDS compliant voltage swing range		6.2		ΚΩ			
AV _{CC} TMDS output termination voltage		3.3		V			
R _T Termination resistance	45	50	55	Ω			
Rp1 Calibration resistor		0		Ω			
Rp2 Calibration resistor		0		ΚΩ			
Rp3 Calibration resistor		100		ΚΩ			
Signaling rate	0		2.5	Gbps			
Control pins (WP, PS)							
V _{IH} LVTTL High-level input voltage	2		VCC	V			
V _{IL} LVTTL Low-level input voltage	GND		0.8	V			
DDC I/O pins							
V _{I(DDC)} DDC input voltage	GND		5.5	V			
CE capacitor		0.1u		F			
RESET capacitor		0.1u		F			
Status and source selector pins (EN, HPD_SINK)							
V _{IH} LVTTL High-level input voltage	1.5		5.5	V			
V _{IL} LVTTL Low-level input voltage	GND		0.8	V			

^{*(2)} Tested in accordance with JEDEC Standard 22



Electrical Characteristics

Over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDI	•	MIN	TYP (1)	MAX	UNIT
	$R_T = 50 \Omega$	EN=H PS=L		200		mA
	VCC = 3.3V $AV_{CC} = 3.3V$	EN=L		5		mA
I _{CC} Supply current	Data pattern = 2.5 Gbps	EN=H PS=H		10		mA
	Clock = 250 MHz					
TMDS DIFFERENTIAL PINS (A/B; Y/Z)						
V _{OH} Single-ended high-level output Voltage	$R_T = 50 \Omega$		AVCC -10	AVCC	AVCC +10	mV
V _{OL} Single-ended low-level output voltage	$VCC = 3.3V$ $AV_{CC} = 3.3V$		AVCC -700	AVCC -560	AVCC - 400	mV
V _{swing} Single-ended output swing voltage	7100 - 0.01		400	560	700	mV
I _(os) Short circuit output current				11.5	14	mA
R _{INT} Input termination resistance	V _{IN} = 2.9 V		45	50	55	Ω
STATUS AND SOURCE						
SELECTOR PIN						
V _{IH} TTL High-level input voltage			2.5		5.5	V
V _{IL} TTL Low-level input voltage			GND		0.8	V



Electrical Characteristics (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DDC I/O PINS					
C _{IO(sink)} Input/output	$V_{I(PP)} = 1V, 100 \text{ kHz}$		10		рF
capacitance					
V _{IH(sink)} High-level input voltage		2.0		5.5	V
V _{IL(sink)} Low-level input voltage		GND		0.8	V
C _{IO (port 1:4)} Input/output	$V_{I(PP)} = 1V, 100 \text{ kHz}$		6		pF
capacitance					
V _{IH(port 1:4)} High-level input		2.0		5.5	V
voltage					
V _{IL(port 1:4)} low-level input		GND		0.8	V
voltage					
STATUS AND SOURCE SELECTOR PINS					
V _{IH} TTL High-level input voltage		2.5		5.5	V
V _{IL} TTL Low-level input voltage		GND		0.8	V

 ⁽¹⁾ All typical values are at 25 °C and with a 3.3-V VCC supply.



SWITCHING CHARACTERISTICS

Over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ₍₁₎	MAX	UNIT
TMDS DIFFERENTIAL PINS (Y/Z)					
t _{PLH} Propagation delay time, low-to-high-level output			1200	1500	ps
t _{PHL} Propagation delay time, high-to-low-level output			1200	1500	ps
t _r Differential output signal rise time	$R_T = 50 \Omega$ $AV_{CC} = 3.3V$ $Am/Bm (1)$ $= 250 MHz clock$	75		240	ps
t _f Differential output signal fall time		75		240	ps
$t_{sk(p)}$ Pulse skew (t_{PHL} - t_{PLH})			10	50	ps
t _{sk(D)} Intra-pair differential skew	Am/Bm (2:4) = 2.5 Gbps pattern		20	40	ps
t _{sk(0)} Inter-pair differential skew			18	65	ps
t _{jt(PP)} Peak-to-peak output jitter(Y1/Z1)			40	50	ps
t _{jt(PP)} Peak-to-peak output jitter (Y2/Z2; Y3/Z3;Y4/Z4)			75	120	ps
t _{sx} Select to switch output			25	60	ns

^{*(1)} All typical values are at 25 $^{\circ}$ C and with a 3.3-V VCC supply.



Memory Features

- Operation Voltage VCC: 3.0V to 3.6V
- 2-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bi-directional Data Transfer Protocol
- 100 kHz Compatibility
- Write Protect Pin for Hardware Data Protection
- 1-byte Write Mode
- Self-timed Write Cycle (5 ms max)
- High-reliability

-Endurance: 10,000 Write Cycles

-Data Retention: 10 Years

Absolute Maximum Ratings for Memory

Operating Temperature (Plastic Package)	-40°C to +125°C
Storage Temperature (Plastic Package)	-40°C to +150°C
Voltage on WP Pins with Respect to Ground	-1.0V to 5.5V
Maximum Operating Voltage	3.6V
DC Output Current	5.0mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Description

The AZHW171D provides 2048 bits of serial electrically erasable and programmable memory organized as 256 words of 8 bits each. The device is optimized for use in industrial and commercial applications where low-power and low-voltage operations are essential.

Other Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each memory device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer.

DEVICE/PAGE ADDRESSES (A0): The A0 is device address for EDID function that is hard wired for the memory.

Memory Organization

2K Serial memory: Internally organized with 1 page of 256 bytes, the 2K requires an 8-bit data word address for random word addressing.

WRITE PROTECT (WP): The Write Protect pin provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protect pin is connected to V_{DD}, the write protection feature is enabled.

Write Protect Description

WP Pin Status	Part of the Array Protected
WP= V _{cc}	Full (2K) Array
WP=GND	Normal Read/Write
VVP=GND	Operations



DC Characteristics

Applicable over recommended operating range from: T_A =-40°C to +85°C, V_{cc} =+3.0V to +3.6V, (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V_{cc}	Supply Voltage		3.0		3.6	V
I _{cc1}	Supply Current	V _{cc} =3.3V Read at 100K		0.4	1.0	mA
I _{cc2}	Supply Current	V _{cc} =3.3V Write at 100K		2.0	5.0	mA
I _{SB1}	Standby Current	V_{cc} =3.0V V_{IN} = V_{co} / GND			1.0	μ A
I _{SB2}	Standby Current	V_{cc} =3.6V V_{IN} = V_{co} / GND			6.0	μ A
l _{LI}	Input Leakage Current	V _{IN} = V _{cc} / GND		0.10	3.0	μ A
I _{LO}	Output Leakage Current	V _{OUT} = V _{cc} / GND		0.05	3.0	μ A
V_{IL}^{1}	Input Low Level		-0.6		V _{cc} ×0.3	V
V _{IH} ¹	Input High Level		V _{cc} ×0.7		V _{cc} +0.5	V
V_{OL}	Output Low Level	V_{cc} =3.0V, I_{OL} =2.1 mA			0.4	V



AC Characteristics (As shown in Fig. 1. and Fig. 2.)

Applicable over recommended operating range from: T_A =-40°C to +85°C, V_{cc} =+3.0V to +3.6V CL=1 TTL Gate and 100pF (unless otherwise noted). Test conditions are listed in Note 2.

Symbol	Parameter	3.0-volt		3.6-volt		Units
Syllibol	Farainetei	Min	Max	Min	Max	Ullits
f _{SCL}	Clock Frequency, SCL		100		100	kHz
t _{LOW}	Clock Pulse Width Low	4.7		4.7		μ s
t _{HIGH}	Clock Pulse Width High	4.0		4.0		μ s
t _{AA}	Clock Low to Data Out Valid	0.1	4.5	0.1	4.5	μ s
t _{BUF} ¹	Time the bus must be free before a new transmission can Start	4.7		4.7		μs
t _{HD.STA}	Start Hold Time	4.0		4.0		μs
t _{SU.STA}	Start Setup Time	4.7		4.7		μ s
t _{HD.STA}	Data In Hold Time	0		0		μ s
t _{SU.DAT}	Data In Setup Time	200		200		ns
t _R	Inputs Rise Time		1.0		1.0	μ s
t _F	Inputs Fall Time		300		300	ns
t _{su.sто}	Stop Setup Time	4.7		4.7		μs
t _{DH}	Data Out Hold Time	100		100		ns
t _{WR}	Write Cycle Time		5		5	ms
Endurance ¹	3.3V, 25°ℂ, Page Mode	40.000			Write	
Endurance	3.3 v, 23 C, Fage Mode		10,000			Cycles

Notes: 1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

RL (connects to VDD = 5V): $4.7k\Omega$

Input and output timing reference voltages: 0.5 $\ensuremath{V_{\text{DD}}}$

Input pulse voltages: 0.3 V_{DD} to 0.7 V_{DD}

Input rise and fall times: ≤ 50 ns



Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Figure 3). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Figure 4).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the memory in a standby power mode (refer to Figure 4).

All addresses and data words are serially transmitted to and from the memory in 8-bit words. The memory sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle. Following receipt each word from the memory, the microcontroller should send a zero to memory and continue to output the next data word or send a stop condition to finish the read cycle (refer to Figure 5).

STANDBY MODE: The memory features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the stop bit and the completion of any internal operations.

DEVICE RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by following these steps:

1. Clock up to 9 cycles.

- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

Device Addressing

The 2K memory device requires an 8-bit device address word following a start condition to enable the chip for a read or write operation.

The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the memory devices.

The next 3 bits are the 0, 0 and 0 device address bits for the memory. These 3 bits must compare to their corresponding hard-wired input pins.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low (refer to Figure 6).

Upon a compare of the device address, the memory will output a zero. If a compare is not made, the chip will return to a standby state.

Write Operations

8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the memory will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the memory will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time



the memory enters an internally timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the memory will not respond until the write is complete (refer to Figure 7).

PAGE WRITE: The 2K memory is capable of an 256-byte page write.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the memory acknowledges receipt of the first data word, the microcontroller can transmit up to seven data words. The memory will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 8).

The data word address lower three bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight data words are transmitted to the memory, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the memory inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired.

Only if the internal write cycle has completed will the memory respond with a zero allowing the read or write sequence to continue.

Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

current address read: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the memory the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 9).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the memory, the microcontroller must generate another start condition. The microcontroller now initiates a

current address read by sending a device address with the read/write select bit high. The memory acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 10).

SEQUENTIAL READ: Seguential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the memory receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 11).

Fig.1. Bus Timing Definition





Fig. 2. SCL: Serial Clock, SDA: Serial Data I/O



Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Fig. 3. Data Validity




Fig. 4. Start and Stop Definition




Fig. 5. Output Acknowledge






Fig. 6. Device Address




Fig. 7. Byte Write




Fig. 8. Page Write




Fig. 9. Current Address Read




Fig. 10. Random Read






Fig. 11. Sequential Read





Mechanical Details 48-pin LQFP PACKAGE DIAGRAMS

TOP VIEW



	DAIDO	DIMENSION IN MM			DIMENSION IN INCH			
	SAMBOL	MIN.	NOM	MAX	ИІМ	NOM	MAX	
	A			1.60			0.063	
	A1	0.05		0 15	0.001		0.006	
	A2	1.35	1.40	1.45	0.053	0.055	0.057	
A	ь	0 17	D 22	0 27	0.007	0.009	0.011	
A	c	0.09		0.20	0.004		0.008	
	е	0.50 BASIC			0.020 BASIC			
	D	9.	9.DD BASIC			D 354 BASIC		
	D1	7.00 BASIC			0.276 BASIC			
	E	9.DD BASIC			D.354 BASIC			
	E1	7.00 BASIC			D.276 BASIC			
	L	0.45	0.60	0.75	0.018	0.024	0.030	
	L1	1.00 REF.		0.039 REF.				
	R1	80.0			0.003			
	R2	80.0		0.20	0.003		0.008	
	θ	5	35	7	6	3.5	7	
	81	Q.			ď			
	0 2	11'	12	13	11"	12	13	
	0 3	11'	12"	13'	11'	12"	13*	
	JEDEC	MS-026 (BBC)						

*NOTES · DIMENSIONS * D1 * AND * E1 * D0 NOT INCLUDE MOLD
PROTRUSION ALLOWABLE PROTRUSION IS D.25 mm PER SIDE
* D1 * AND * E1 * ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS
INCLUDING MOLD MISMATCH.

SIDE VIEW DATUM PLANE DETAIL A SEATING PLANE PLANE R2 SAUGE PLANE

Part Number	Marking Code		
AZHW171D	AZHW171D		

DETAIL A



Revision History

Revision	Modification Description			
Revision 2011/05/22	Formal Release.			
Revision 2011/08/09	 In Recommended Operating Conditions, the R_{p1} is revised from 100KΩ to be 0Ω and add the parameter of R_{p3}. In Absolute Maximum Ratings, the ESD system level (direct contact) is revised from 8KV to be 6KV. 			