AZHW351D<br>2．25 Gbps 3－TO－1 HDMI／DVI Switch with Embedded EDID EEPROM

## Features

－Compatible with HDMI 1．3c
－Supports 2.25 Gbps Signaling Rate for 480i／p，720i／p，and 1080i／p Resolutions up to 12－Bit Color Depth
－Integrated Receiver Termination
－Selectable Receiver Equalization to
Accommodate to Different Input Cable Lengths

## －Embedded EEPROM for EDID function

－Intra－Pair Skew＜ 40 ps
－Inter－Pair Skew＜ 65 ps
－System Level ESD Protection Exceeds 8 kV（direct contact）for TMDS Inputs and DDC Interface
－Supply Voltage，VCC＝ $3.3 \mathrm{~V}+/-5 \%$
－5－V Tolerance on All Side Band Signals
－100－pin LQFP Package
－Green Part and $260^{\circ} \mathrm{C}$ reflow rated

## Applications

－Digital TV
－Digital projector
－Digital Monitor
－Audio video receiver

## Description

The AZHW351D is a 3－port High－Definition Multimedia Interface（HDMI）or DVI switch which allows up to 3 HDMI or DVI ports to be switched to a single display terminal．Four TMDS channels，one hot plug detector，and a digital display control（DDC）interface are supported on each port．Each TMDS channel allows signaling rates up to 2.25 Gbps to allow 1080p resolution in 12－bit color depth． With two control pins，all input terminations can be disconnected，TMDS inputs are high impedance with standard TMDS terminations， all internal devices are turned off to disable the DDC links，and all HPD outputs are
connected to the HPD＿SINK．This allows the initiation of the HDMI physics address discovery process．Termination resistor （ $50-\Omega$ ），pulled up to VCC，are integrated at each TMDS receiver input．External terminations are not required．Moreover，the AZHW351D is the generation of devices from Amazing to integrate the Extended Display Identification Data（EDID）．The EDID is stored in on－chip EEPROM（ 256 bytes for each port）and the memory is built－in on each port through the DDC bus．
The AZHW351D provides two levels of input equalization for different ranges of cable lengths．Each TMDS receiver owns frequency responsive equalization circuits． When EQ sets high，the receiver supports the connection in short range HDMI cables． When EQ sets low（recommended value）， the receiver supports the input connection in long range HDMI cables．The AZHW351D supports two types of power saving operations．When a system is under power down mode and there is no digital audio／visual content from a connected source to minimize power consumption from TMDS inputs，outputs，and internal circuits． When a system in under standby mode，only TMDS clock inputs，outputs and termination are turned on，and the selected DDC link from the source to sink．The device is characterized for operation from $0{ }^{\circ} \mathrm{C}$ to 70 ${ }^{\circ} \mathrm{C}$ ．

Typical application


AZHW351D
2．25 Gbps 3－TO－1 HDMI／DVI Switch with Embedded EDID EEPROM


## TERMINAL FUNCTIONS

| TERMINAL |  | I／O | Description |
| :---: | :---: | :---: | :---: |
| NAME | NO． |  |  |
| A11，A12，A13，A14 | 59，62，65， 68 | I | Source port 1 TMDS positive inputs |
| A21，A22，A23，A24 | 85，88，91， 94 | 1 | Source port 2 TMDS positive inputs |
| A31，A32，A33，A34 | 9，12，15， 18 | I | Source port 3 TMDS positive inputs |
| B11，B12，B13，B14 | 58，61，64， 67 | I | Source port 1 TMDS negative inputs |
| B21，B22，B23，B24 | 84，87，90， 93 | 1 | Source port 2 TMDS negative inputs |
| B31，B32，B33，B34 | 8，11，14， 17 | I | Source port 3 TMDS negative inputs |
| GND | $\begin{gathered} 1,2,3,7,13 \\ 19,22,23,24, \\ 25,38,44,63, \\ 71,72,73,74, \\ 89,100 \end{gathered}$ | －－－ | Ground |
| EQ | 53 | I | TMDS input equalization selector EQ＝high－－－HDMI 1.3 compliant cable EQ＝low－－－10m 28 AWG HDMI cable |
| PS | 20 | I | Power saving selector PS＝high－－－standby mode <br> PS＝low－－－normal mode |
| HPD＿ctl | 54 | 1 | HPD output selector <br> HPD＿ctl＝high－－－all HPD output follows HPD＿SINK <br> HPD＿ctl＝low－－－only selected HPD output follows HPD＿SINK |
| HPD1 | 55 | 0 | Source port 1 hot plug detector output |
| HPD2 | 81 | 0 | Source port 2 hot plug detector output |
| HPD3 | 4 | 0 | Source port 3 hot plug detector output |
| HPD＿SINK | 47 | I | Sink port hot plug detector input |
| SCL1 | 57 | I／O | Source port 1 DDC I ${ }^{2} \mathrm{C}$ clock line |
| SCL2 | 83 | I／O | Source port 2 DDC $1^{2} \mathrm{C}$ clock line |
| SCL3 | 6 | I／O | Source port 3 DDC I ${ }^{2} \mathrm{C}$ clock line |
| SCL＿SINK | 45 | I／O | Sink port DDC I2C clock line |
| SDA1 | 56 | I／O | Source port 1 DDC ${ }^{2} \mathrm{C}$ data line |
| SDA2 | 82 | I／O | Source port 2 DDC $1^{2} \mathrm{C}$ data line |
| SDA3 | 5 | I／O | Source port 3 DDC $1^{2} \mathrm{C}$ data line |

AZHW351D
2．25 Gbps 3－TO－1 HDMI／DVI Switch with Embedded EDID EEPROM

| SDA＿SINK | 46 | I／O | Sink port DDC I ${ }^{2}$ C data line |
| :---: | :---: | :---: | :--- |
| S1，S2， | 48,52 | I | Source selector |
| VCC | $10,16,35,41$, <br> $60,66,86,92$ | --- | Power supply |
| VSADJ | 21 | I | TMDS compliant voltage swing control |
| VDD1 | 77 | --- | Power supply for port 1 EEPROM |
| VDD2 | 96 | --- | Power supply for port 2 EEPROM |
| VDD3 | 27 | --- | Power supply for port 3 EEPROM |
| WP1 | 78 | I | Write protection for port 1 EEPROM |
| WP2 | 95 | I | Write protection for port 2 EEPROM |
| WP3 | 28 | I | Write protection for port 3 EEPROM |
| Y1，Y2，Y3，Y4 | $42,39,36,33$ | O | Sink port TMDS positive outputs |
| Z1，Z2，Z3，Z4 | $43,40,37,34$ | O | Sink port TMDS negative outputs |

Table－1－1：Source Selection Lookup（Normal operation）

| CONTROL PINS |  |  |  | I／O SELECTED |  | HOT PLUG DETECT STATUS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S2 | PS | HPD＿ctl | YIZ | SCL＿sink SDA sink | HPD1 | HPD2 | HPD3 |
| H | H | L | L | A1／B1 <br> Terminations of A2／B2 and A3／B3 are disconnected | $\begin{aligned} & \hline \text { SCL1 } \\ & \text { SDA1 } \end{aligned}$ | HPD＿SINK | L | L |
| L | H | L | L | A2／B2 <br> Terminations of A1／B1 and A3／B3 are disconnected | $\begin{aligned} & \text { SCL2 } \\ & \text { SDA2 } \end{aligned}$ | L | HPD＿SINK | L |
| L | L | L | L | A3／B3 <br> Terminations of $\mathrm{A} 1 / \mathrm{B} 1$ and A2／B2 are disconnected | $\begin{aligned} & \text { SCL3 } \\ & \text { SDA3 } \end{aligned}$ | L | L | HPD＿SINK |

Note．H：logic high；L：logic low；

Table－1－2：Source Selection Lookup（Normal operation）

| CONTROL PINS |  |  | I／O SELECTED |  | HOT PLUG DETECT STATUS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S2 | PS | HPD＿ctI | YIZ | SCL＿sink <br> SDA＿sink | HPD1 | HPD2 | HPD3 |
| H | H | L | H | A1／B1 <br> Terminations <br> of A2／B2 and <br> A3／B3 are <br> disconnected | SCL1 <br> SDA1 | HPD＿SINK | HPD＿SINK | HPD＿SINK |
| L | H | L | H | A2／B2 <br> Terminations <br> of A1／B1 and <br> A3／B3 are <br> disconnected | SCL2 <br> SDA2 | HPD＿SINK | HPD＿SINK | HPD＿SINK |
| L L | L | H | A3／B3 <br> Terminations <br> ofA1／B1 and <br> A2／B2 are <br> disconnected | SCL3 <br> SDA3 | HPD＿SINK | HPD＿SINK | HPD＿SINK |  |

Note．H：logic high；L：logic low；

Table－1－3：Source Selection Lookup（Standby mode）

| CONTROL PINS |  |  |  | I／O SELECTED |  | HOT PLUG DETECT STATUS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S2 | PS | HPD＿ctl | YIZ | SCL＿sink SDA＿sink | HPD1 | HPD2 | HPD3 |
| H | H | H | L | A11／B11 <br> Terminations of others are disconnected | $\begin{aligned} & \text { SCL1 } \\ & \text { SDA1 } \end{aligned}$ | HPD＿SINK | L | L |
| L | H | H | L | A21／B21 <br> Terminations of others are disconnected | $\begin{aligned} & \hline \text { SCL2 } \\ & \text { SDA2 } \end{aligned}$ | L | HPD＿SINK | L |
| L | L | H | L | A31／B31 <br> Terminations of others are disconnected | $\begin{aligned} & \hline \text { SCL3 } \\ & \text { SDA3 } \end{aligned}$ | L | L | HPD＿SINK |

Note．H：logic high；L：logic low；

Table－1－4：Source Selection Lookup（Standby mode）

| CONTROL PINS |  |  |  | I／O SELECTED |  | HOT PLUG DETECT STATUS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S2 | PS | HPD＿ctl | YIZ | SCL＿sink SDA sink | HPD1 | HPD2 | HPD3 |
| H | H | H | H | A11／B11 <br> Terminations of others are disconnected | $\begin{aligned} & \text { SCL1 } \\ & \text { SDA1 } \end{aligned}$ | HPD＿SINK | HPD＿SINK | HPD＿SINK |
| L | H | H | H | A21／B21 <br> Terminations of others are disconnected | $\begin{aligned} & \hline \text { SCL2 } \\ & \text { SDA2 } \end{aligned}$ | HPD＿SINK | HPD＿SINK | HPD＿SINK |
| L | L | H | H | A31／B31 <br> Terminations of others are disconnected | $\begin{aligned} & \hline \text { SCL3 } \\ & \text { SDA3 } \end{aligned}$ | HPD＿SINK | HPD＿SINK | HPD＿SINK |

Table－1－5：Source Selection Lookup（Power down mode）

| CONTROL PINS |  |  | I／O SELECTED |  | HOT PLUG DETECT STATUS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S2 | PS | HPD＿ctI | YIZ | SCL＿sink <br> SDA＿sink | HPD1 | HPD2 | HPD3 |
| H | L | L | H | All | Are pulled <br> high by <br> external <br> pull－up <br> terminations <br> termation | HPD＿SINK | HPD＿SINK | HPD＿SINK |

Note．H：logic high；L：logic low；

## ABSOLUTE MAXIMUM RATINGS

|  |  |  | UNIT |
| :--- | :--- | :--- | :---: |
| Supply voltage range | VCC | -0.5 V to 4V |  |
| Supply voltage range | VDDn | -0.5 V to 5.5 V |  |
| Voltage range | Anm，Bnm | 2.5 V to 4V |  |
|  | Ym，Zm，VSADJ，EQ，HPDn，PS，HPD＿ctl | -0.5 V to 4V |  |
|  | SCLn，SCL＿SINK，SDAn，SDA＿SINK， <br> HPD＿SINK，S1，S2，WPn， | -0.5 V to 5．5V |  |
|  | System level（direct contact）（1） | Anm，Bnm， <br> SCLn，SDAn， <br> HPDn， | $+/-8 \mathrm{KV}$ |
|  | Human body model（2） | Anm，Bnm， <br> SCLn，SDAn， <br> HPDn | $+/-8 \mathrm{KV}$ |
|  | All pins | $+/-4 \mathrm{KV}$ |  |

＊（1）System level：tested in accordance with IEC61000－4－2
＊（2）Tested in accordance with JEDEC Standard 22

RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| VCC Supply voltage | 3.135 | 3.3 | 3.465 | V |
| VDD Supply voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{T}_{\text {A }}$ Operating free－air temperature | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| TMDS differential pins |  |  |  |  |
| $\mathrm{V}_{\text {IC }}$ Input common mode voltage | VCC－0．4 |  | VCC＋0．01 | V |
| $V_{I D}$ Receiver peak－to－peak differential input voltage | 150 |  | 1560 | $\mathrm{mV} \mathrm{P}-\mathrm{P}$ |
| RVSADJ $\begin{aligned} & \text { Resistor for TMDS compliant voltage } \\ & \text { swing range }\end{aligned}$ |  | 6．2k |  | $\Omega$ |
| $\mathrm{AV}_{\text {CC }}$ TMDS output termination voltage |  | 3.3 |  | V |
| $\mathrm{R}_{\mathrm{T}} \quad$ Termination resistance | 45 | 50 | 55 | $\Omega$ |
| Signaling rate | 0 |  | 2.25 | Gbps |
| Control pins（EQ，PS，HPD＿ctl） |  |  |  |  |
| $\mathrm{V}_{1+}$ LVTTL High－level input voltage | 2 |  | Vcc | V |
| $\mathrm{V}_{\text {IL }}$ LVTTL Low－level input voltage | GND |  | 0.8 | V |
| DDC I／O pins |  |  |  |  |
| $\mathrm{V}_{\text {I（DDC })}$ DDC input voltage | GND |  | 5.5 | V |
| Status and source selector pins（S1，S2，S3，HPD＿SINK） |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ LVTTL High－level input voltage | 2.5 |  | 5.5 | V |
| $\mathrm{V}_{\text {IL }}$ LVTTL Low－level input voltage | GND |  | 0.8 | V |
| $\mathrm{V}_{\text {IM }}$ Middle state input voltage | 1.6 |  | 2.0 | V |

## Electrical Characteristics

Over recommended operating conditions (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP <br> (1) | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc Supply current | $\mathrm{R}_{\mathrm{T}}=50 \Omega$ $\begin{aligned} & \mathrm{VCC}=3.3 \mathrm{~V} \\ & \mathrm{AV} \mathrm{CC}=3.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline \text { S1/S2= } \\ & \text { L/L } \\ & \text { L/H } \\ & H / H \end{aligned}$ |  | 225 |  | mA |
|  | Data pattern $=2.25 \mathrm{Gbps}$ | $\begin{aligned} & \text { S1/S2= } \\ & \text { H/L } \end{aligned}$ |  | 6 | 14 | mA |
|  | $=2.25 \mathrm{Gbps}$ <br> Clock $=225 \mathrm{MHz}$ | S1/S2= <br> L/L <br> L/H <br> H/H <br> (PS=H) |  | 70 | 150 | mA |
| TMDS DIFFERENTIAL PINS (A/B; YIZ) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ Single-ended high-level output Voltage | $\mathrm{R}_{\mathrm{T}}=50 \Omega$ |  | $\begin{gathered} \text { AVCC } \\ -10 \end{gathered}$ | $\mathrm{AV}_{\mathrm{cc}}$ | $\begin{gathered} \text { AVCC } \\ +10 \end{gathered}$ | mV |
| VoL Single-ended low-level output voltage | $\begin{aligned} & \mathrm{VCC}=3.3 \mathrm{~V} \\ & \mathrm{AV}_{\mathrm{CC}}=3.3 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \text { AVCC } \\ -700 \end{gathered}$ | $\begin{aligned} & \mathrm{AV}_{\mathrm{CC}} \\ & -560 \end{aligned}$ | $\begin{aligned} & \text { AVCC } \\ & -400 \end{aligned}$ | mV |
| $\mathrm{V}_{\text {swing }}$ Single-ended output swing voltage |  |  | 400 | 560 | 700 | mV |
| $I_{(\text {os })}$ Short circuit output current |  |  |  | 11.5 | 14 | mA |
| $\mathrm{R}_{\text {INT }} \begin{aligned} & \text { Input termination } \\ & \text { resistance }\end{aligned}$ | $\mathrm{V}_{\text {IN }}=2.9 \mathrm{~V}$ |  | 45 | 50 | 55 | $\Omega$ |

## Electrical Characteristics (continued)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| DDC I/O PINS |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{IO}}$ Input/output Capacitance | $\mathrm{V}_{\mathrm{I}(\mathrm{PP})}=1 \mathrm{~V}, 100 \mathrm{kHz}$ |  | 6 |  | pF |
| $\mathrm{R}_{\mathrm{ON}}$ Switch resistance | $\mathrm{I}_{\mathrm{O}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  | 80 | 150 | $\Omega$ |
| $\mathrm{~V}_{\text {PAs }}$ Switch output voltage | $\mathrm{V}_{\mathrm{I}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A}$ | 1.5 | 2.0 | 2.5 | V |
| STATUS AND SOURCE SELECTOR PINS |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ TTL High-level input voltage |  | 2.5 |  | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ TTL Low-level input voltage |  | GND |  | 0.8 | V |

[^0]
## SWITCHING CHARACTERISTICS

Over recommended operating conditions（unless otherwise noted）

| PARAMETER | TEST CONDITIONS | MIN | TYP ${ }_{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TMDS DIFFERENTIAL PINS（YIZ） |  |  |  |  |  |
| $t_{\text {PLH }}$ <br> Propagation delay time， low－to－high－level output | $\mathrm{R}_{\mathrm{T}}=50 \Omega$ |  | 1200 | 1500 | ps |
| $\mathrm{t}_{\text {PHL }}$ <br> Propagation delay time， high－to－low－level output |  |  | 1200 | 1500 | ps |
| $\mathrm{t}_{\mathrm{r}}$ Differential output signal rise time |  | 75 |  | 240 | ps |
| $\stackrel{\mathrm{I}_{\mathrm{f}}}{\text { Differential output signal fall time }}$ | $\begin{aligned} & \mathrm{AV}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{Am} / \mathrm{Bm}(1) \\ & =225 \mathrm{MHz} \text { clock } \end{aligned}$ | 75 |  | 240 | ps |
| $\mathrm{t}_{\mathrm{sk}(\mathrm{p})}$ <br> Pulse skew（tphL－tpLH） |  |  | 10 | 50 | ps |
| $\mathrm{t}_{\mathrm{sk}(\mathrm{D})}$ <br> Intra－pair differential skew | Am／Bm（2：4） ＝2．25 Gbps pattern |  | 20 | 40 | ps |
| $\mathrm{t}_{\text {sk（0）}}$ <br> Inter－pair differential skew |  |  | 18 | 65 | ps |
| $\mathrm{t}_{\mathrm{jt}(\mathrm{PP})}$ <br> Peak－to－peak output jitter（Y1／Z1） |  |  | 40 | 50 | ps |
| $\mathrm{t}_{\mathrm{j}(\mathrm{PP})}$ <br> Peak－to－peak output jitter （Y2／Z2；Y3／Z3；Y4／Z4） |  |  | 75 | 120 | ps |
| $\mathrm{t}_{\mathrm{sx}}$ <br> Select to switch output |  |  | 25 | 60 | ns |

＊（1）All typical values are at $25^{\circ} \mathrm{C}$ and with a $3.3-\mathrm{V}$ VCC supply．

## EEPROM Features

－Operation Voltage VDD： 2.2 V to 5.5 V
－2－wire Serial Interface
－Schmitt Trigger，Filtered Inputs for Noise Suppression
－Bi－directional Data Transfer Protocol
－ $100 \mathrm{kHz}(2.2 \mathrm{~V})$ and $400 \mathrm{kHz}(5 \mathrm{~V})$ Compatibility
－Write Protect Pin for Hardware Data Protection
－8－byte Page Write Modes
－Partial Page Writes are Allowed
－Self－timed Write Cycle（5 ms max）
－High－reliability
－Endurance：1，000，000 Write Cycles
－Data Retention： 100 Years

## Absolute Maximum Ratings for EEPROM

| Operating Temperature <br> （Plastic Package） | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Storage Temperature <br> （Plastic Package） | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on VDDn and <br> WPn Pins with Respect <br> to Ground | -1.0 V to +7.0 V |
| Maximum Operating <br> Voltage | 6.25 V |
| DC Output Current | 5.0 mA |

＊NOTICE：Stresses beyond those listed under ＂Absolute Maximum Ratings＂may cause permanent damage to the device．This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied．Exposure to absolute maximum rating conditions for extended periods may affect device reliability．

The AZHW351D provides 2048 bits of serial electrically erasable and programmable read－only memory（EEPROM）organized as 256 words of 8 bits each．The device is optimized for use in industrial and commercial applications where low－power and low－voltage operations are essential．

## Other Description

SERIAL CLOCK（SCL）：The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device．
SERIAL DATA（SDA）：The SDA pin is bi－directional for serial data transfer．
DEVICE／PAGE ADDRESSES（A0）：The A0 is device address for EDID function that is hard wired for the EEPROM．

## Memory Organization

2K Serial EEPROM：Internally organized with 32 pages of 8 bytes each，the 2 K requires an 8－bit data word address for random word addressing．
WRITE PROTECT（WP）：The Write Protect pin provides hardware data protection．The Write Protect pin allows normal read／write operations when connected to ground（GND）． When the Write Protect pin is connected to $V_{D D}$ ，the write protection feature is enabled．
Write Protect Description

| WP Pin <br> Status | Part of the Array Protected |
| :---: | :---: |
| $\mathrm{WP}=\mathrm{V}_{\mathrm{DD}}$ | Full（2K）Array |
| $\mathrm{WP}=\mathrm{GND}$ | Normal Read／Write Operations |

## Description

## Capacitance

Applicable over recommended operating range from： $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=+2.2 \mathrm{~V}$ ．

| Symbol | Test Condition | Max | Units | Conditions |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{/ / 0}{ }^{1}$ | Input／Output Capacitance（SDA） | 15 | pF | $\mathrm{V}_{/ / 0}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{IN}}{ }^{1}$ | Input Capacitance（SCL） | 14 | pF | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ |

Note： 1 ．This parameter is characterized and is not $100 \%$ tested．

## DC Characteristics

Applicable over recommended operating range from： $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.2 \mathrm{~V}$ to +5.5 V ， （unless otherwise noted）．

| Symbol | Parameter | Test Condition | Min | Typ | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage |  | 2.2 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{DD} 1}$ | Supply Current | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Read at 100 K |  | 0.4 | 1.0 | mA |
| $\mathrm{I}_{\mathrm{DD} 2}$ | Supply Current | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{Write}$ at 100 K |  | 2.0 | 3.0 | mA |
| $\mathrm{I}_{\mathrm{SB} 1}$ | Standby Current | $\mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{Ss}}$ |  |  | 1.0 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | Standby Current | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{ss}}$ |  |  | 6.0 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{Ss}}$ |  | 0.10 | 3.0 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{ss}}$ |  | 0.05 | 3.0 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{IL}}{ }^{1}$ | Input Low Level |  | -0.6 |  | $\mathrm{~V}_{\mathrm{DD}} \times 0.3$ | V |
| $\mathrm{~V}_{\mathrm{H}}{ }^{1}$ | Input High Level |  | $\mathrm{V}_{\mathrm{DD}} \times 0.7$ |  | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Level | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{IL}}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |

AC Characteristics（As shown in Fig．1．and Fig．2．）
Applicable over recommended operating range from： $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.2 \mathrm{~V}$ to +5.5 V CL＝1 TTL Gate and 100pF（unless otherwise noted）．Test conditions are listed in Note 2.

| Symbol | Parameter | 2．2－volt |  | 5．0－volt |  | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {SCL }}$ | Clock Frequency，SCL |  | 100 |  | 400 | kHz |
| $\mathrm{t}_{\text {Low }}$ | Clock Pulse Width Low | 4.7 |  | 1.2 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Clock Pulse Width High | 4.0 |  | 0.6 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {AA }}$ | Clock Low to Data Out Valid | 0.1 | 4.5 | 0.1 | 0.9 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {BUF }}{ }^{1}$ | Time the bus must be free before <br> new transmission can Start | 4.7 |  | 1.2 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {HD．STA }}$ | Start Hold Time | 4.0 |  | 0.6 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {Su．STA }}$ | Start Setup Time | 4.7 |  | 0.6 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {HD．STA }}$ | Data In Hold Time | 0 |  | 0 |  | $\mu \mathrm{~s}$ |


| $\mathrm{t}_{\text {su．DAT }}$ | Data In Setup Time | 200 |  | 100 |  | ns |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R}}$ | Inputs Rise Time |  | 1.0 |  | 0.3 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Inputs Fall Time |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\text {su．sto }}$ | Stop Setup Time | 4.7 |  | 0.6 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Out Hold Time | 100 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Cycle Time |  | 5 |  | 5 | ms |
| Endurance $^{1}$ | $5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$, Page Mode | $1,000,000$ |  |  | Write <br> Cycles |  |

Notes：1．This parameter is characterized and is not 100\％tested．
2．AC measurement conditions：
$R L$（connects to $\mathrm{V}_{\mathrm{DD}}$ ）： $1.3 \mathrm{k} \Omega$ ．Input and output timing reference voltages： $0.5 \mathrm{~V}_{\mathrm{DD}}$ Input pulse voltages： $0.3 \mathrm{~V}_{\mathrm{DD}}$ to $0.7 \mathrm{~V}_{\mathrm{DD}}$ ．Input rise and fall times：$\leq 50 \mathrm{~ns}$

## Device Operation

CLOCK and DATA TRANSITIONS：The SDA pin is normally pulled high with an external device．Data on the SDA pin may change only during SCL low time periods （refer to Figure 3）．Data changes during SCL high periods will indicate a start or stop condition as defined below．
START CONDITION：A high－to－low transition of SDA with SCL high is a start condition which must precede any other command （refer to Figure 4）．
STOP CONDITION：A low－to－high transition of SDA with SCL high is a stop condition． After a read sequence，the stop command will place the EEPROM in a standby power mode（refer to Figure 4）．
All addresses and data words are serially transmitted to and from the EEPROM in 8－bit words．The EEPROM sends a zero to acknowledge that it has received each word． This happens during the ninth clock cycle． Following receipt each word from the EEPROM，the microcontroller should send a zero to EEPROM and continue to output the next data word or send a stop condition to finish the read cycle（refer to Figure 5）．
STANDBY MODE：The EEPROM features a low－power standby mode which is enabled： （a）upon power－up and（b）after the receipt of the stop bit and the completion of any internal operations．
DEVICE RESET：After an interruption in protocol，power loss or system reset，any 2－wire part can be protocol reset by following these steps：
1．Clock up to 9 cycles．

2．Look for SDA high in each cycle while SCL is high．
3．Create a start condition．

## Device Addressing

The 2K EEPROM device requires an 8－bit device address word following a start condition to enable the chip for a read or write operation．
The device address word consists of a mandatory one，zero sequence for the first four most significant bits as shown．This is common to all the EEPROM devices．
The next 3 bits are the 0,0 and 0 device address bits for the EEPROM．These 3 bits must compare to their corresponding hard－wired input pins．
The eighth bit of the device address is the read／write operation select bit．A read operation is initiated if this bit is high and a write operation is initiated if this bit is low （refer to Figure 6）．
Upon a compare of the device address，the EEPROM will output a zero．If a compare is not made，the chip will return to a standby state．

## Write Operations

BYTE WRITE：A write operation requires an 8－bit data word address following the device address word and acknowledgment．Upon receipt of this address，the EEPROM will again respond with a zero and then clock in the first 8－bit data word．Following receipt of the 8－bit data word，the EEPROM will output a zero and the addressing device，such as a microcontroller，must terminate the write sequence with a stop condition．At this time

# AZHW351D <br> 2．25 Gbps 3－TO－1 HDMI／DVI Switch with Embedded EDID EEPROM 

the EEPROM enters an internally timed write cycle，$t_{w R}$ ，to the nonvolatile memory．All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete（refer to Figure 7）．
PAGE WRITE：The 2 K EEPROM is capable of an 8－byte page write．
A page write is initiated the same as a byte write，but the microcontroller does not send a stop condition after the first data word is clocked in．Instead，after the EEPROM acknowledges receipt of the first data word， the microcontroller can transmit up to seven data words．The EEPROM will respond with a zero after each data word received．The microcontroller must terminate the page write sequence with a stop condition（refer to Figure 8）．
The data word address lower three bits are internally incremented following the receipt of each data word．The higher data word address bits are not incremented，retaining the memory page row location．When the word address，internally generated，reaches the page boundary，the following byte is placed at the beginning of the same page．If more than eight data words are transmitted to the EEPROM，the data word address will ＂roll over＂and previous data will be overwritten．
ACKNOWLEDGE POLLING：Once the internally timed write cycle has started and the EEPROM inputs are disabled， acknowledge polling can be initiated．This involves sending a start condition followed by the device address word．The read／write bit is representative of the operation desired．

Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue．

## Read Operations

Read operations are initiated the same way as write operations with the exception that the read／write select bit in the device address word is set to one．There are three read operations：current address read，random address read and sequential read．
CURRENT ADDRESS READ：The internal data word address counter maintains the last address accessed during the last read or write operation，incremented by one．This address stays valid between operations as long as the chip power is maintained．The address＂roll over＂during read is from the last byte of the last memory page to the first byte of the first page．The address＂roll over＂ during write is from the last byte of the current page to the first byte of the same page．
Once the device address with the read／write select bit set to one is clocked in and acknowledged by the EEPROM，the current address data word is serially clocked out． The microcontroller does not respond with an input zero but does generate a following stop condition（refer to Figure 9）．
RANDOM READ：A random read requires a ＂dummy＂byte write sequence to load in the data word address．Once the device address word and data word address are clocked in and acknowledged by the EEPROM，the microcontroller must generate another start condition．The microcontroller now initiates a
current address read by sending a device address with the read／write select bit high． The EEPROM acknowledges the device address and serially clocks out the data word． The microcontroller does not respond with a zero but does generate a following stop condition（refer to Figure 10）．
SEQUENTIAL READ：Sequential reads are initiated by either a current address read or a random address read．After the microcontroller receives a data word，it responds with an acknowledge．As long as the EEPROM receives an acknowledge，it will continue to increment the data word address and serially clock out sequential data words．When the memory address limit is reached，the data word address will＂roll over＂and the sequential read will continue． The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition（refer to Figure 11）．

Fig．1．Bus Timing Definition


Fig．2．SCL：Serial Clock，SDA：Serial Data I／O


Note： 1 ．The write cycle time $t_{W R}$ is the time from a valid stop condition of a write sequence to the end of the internal clear／write cycle．

Fig．3．Data Validity


Fig．4．Start and Stop Definition


Fig．5．Output Acknowledge


## AZHW351D <br> 2．25 Gbps 3－TO－1 HDMI／DVI Switch with Embedded EDID EEPROM

Fig．6．Device Address

Fig．10．Random Read


Fig．11．Sequential Read


Fig．8．Page Write


Fig．9．Current Address Read


AZHW351D
2．25 Gbps 3－TO－1 HDMI／DVI Switch with Embedded EDID EEPROM

## Mechanical Details

 100－pin LQFP
## PACKAGE DIAGRAMS

TOP VIEW


PIN 1

| SYMEOL | DIMENSION IN K4 |  |  | DIMEHSIDN IN IMCH |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN． | NOM | hax． | UIIN | NOM | MAX |
| A |  |  | 1.60 |  |  | 0.063 |
| $A 1$ | 0.05 |  | 015 | 0.001 |  | 0.006 |
| A2 | 1.35 | 1.40 | 1.45 | 0.053 | 0.065 | 0.057 |
| $b$ | 017 | D20 | 023 | 0.007 | 0.008 | 0.009 |
| c | 0.09 |  | 0.16 | 0.004 |  | 0.006 |
| e | 0.50 BASC |  |  | 0．020 BaSlC |  |  |
| D | 16．D0 BASC |  |  | D 630 BASIC |  |  |
| D1 | 14．00 BASC |  |  | 0.551 BnsIC |  |  |
| E | 16．D0 BASE |  |  | 0．630 BasIC |  |  |
| E1 | 14．00 BASE |  |  | 0.551 BASIC |  |  |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |
| L1 | 1.00 REF ． |  |  | 0.039 REF ． |  |  |
| R1 | 0.08 |  |  | 0.003 |  |  |
| R | 0.08 |  | 0.20 | 0.003 |  | 0.008 |
| $\theta$ | 0 | 3.5 | 7 | 0 | 3.5 | 7 |
| $\theta 1$ | 0 |  |  | 0 |  |  |
| $\theta 2$ | 11 | 12 | 13 | 11 | 12 | 13 |
| $\theta 3$ | 11 | 12 | 13 | 11 | 12 | 13 |
| JEDEC | WS－026（BED） |  |  |  |  |  |

A＊NOTES：DMEESDNS＇D1＇AND＂E1＇DO NOT INCLIDE MOLD PROTRUSION ALOWABLE PROTRUSION 5025 mm PER SIIE ＂D1 And＂E1＂ARE hexiluu plastic boot SIIE dumensiows INCUDING MOLD

## SIDE VIEW



Marking Code

| Part Number | Marking Code |
| :---: | :---: |
| AZHW351D | AZHW351D |
| AZHW351D | AZHW351D |

AZHW351D
2．25 Gbps 3－TO－1 HDMI／DVI Switch with Embedded EDID EEPROM

## Revision History

| Revision | Modification Description |
| :--- | :--- |
| Revision 2009／02／07 | Preliminary Release． |
| Revision 2009／04／27 | Formal version initial release |
|  |  |
|  |  |
|  |  |
|  |  |


[^0]:    - (1) All typical values are at $25^{\circ} \mathrm{C}$ and with a $3.3-\mathrm{V}$ VCC supply.

