

Automating Functional ECOs using Encounter Conformal Technology

Karsten Matt, AMD, Inc. Muthukumaravelu Velayoudame, AMD, Inc. Vince Pham, Cadence Design Systems, Inc. Kenneth Chang, Cadence Design Systems, Inc. Masood Makkar, Cadence Design Systems, Inc.

September 11, 2007



Agenda

- About AMD
- About Group CAD SAPR
- Existing ASIC Flow Described
 SAPR
- ECO Challenges for SAPR Flow
- Conformal ECO Put-to-the-Test (& Results)
- ECO Flow: Integrating Conformal ECO
 > Incr-SAPR
- Summary
- Benefits

About AMD



From then... 1969: "... AMD incorporates with \$100,000; establishes headquarters in Sunnyvale, California."

To now... 2007: "... Over the course of AMD's three decades in business, **silicon and software** have become the **steel and plastic** of the worldwide digital economy."

Today... AMD is a **customer-centric** innovation company, a processing powerhouse that offers **smarter choices** for its customers and makes technology more accessible to the world.

About SAPR CAD group

The Synthesis Auto Place & Route (SAPR) expert group addresses the digital design flow requirements



September 11, 2007 Automating Functional ECOs using Encounter Conformal Technology

AMDs 45nm SAPR Design Flow





- Synthesis + Auto P&R
- Block Size:
 250-500k instances
- SAPR Cycle:
 ~1-4 days
- Timing:
 Up to 1GHz
 Up to 8 clocks



Common SAPR Design Challenges

• Design Performance

Timing, Area

Design Power

Leakage, Dynamic Power

Design Cycles

Time to Market, Implementation cycle time

Technology Challenge

45nm Design rules, physical verification, SI

Design Complexity

Functional Verification, Late RTL changes



Redo this for every RTL change???

6 September 11, 2007 Automating Functional ECOs using Encounter Conformal Technology





September 11, 2007 Automating Functional ECOs using Encounter Conformal Technology

Verification



Concern: How do I formally verify my ECO?

Answer: Part of the Conformal ECO flow is to run LEC to confirm 100% matching results :

- 1. R1 vs. G1
- 2. R2 vs. G2
- 3. G2 vs. G3



Baseline Conformal ECO script



1. step – normal LEC compare old RTL gate netlist vs new RTL gate netlist

<normal LEC setup/run old vs new netlists>

compare

analyze eco <patch.file> -replace

2. step - map the patch eco netlist

read_design \$GOLDEN_NETL \$NETL_DIR/\$PATCH_NETL -verilog -sensitive -replace

add eco library stdcell

map_eco_patch <maped.file> -replace -noconstraint -instancenaming "ECO_%d" -netnaming "ECOnet_%d"

3. step - write out merged eco netlist

read_design \$GOLDEN_NETL -root \$MODULE_NAME -verilog -golden -sensitive -replace read_design \$NETL_DIR/\$MAPED_NETL -append apply_patch \$MODULE_NAME "file_eco" -golden -report ECO.report write_design \$ECO_NETL -replace

4. step - final compare for eco netlist vs new RTL gate netlist

<normal LEC setup/run new netlist vs ECO netlist>

Conformal ECO Evaluation Results AMD



<u>Design</u>	<u>Size</u>	<u>ECO @ RTL</u>	Conformal Patch Size	<u>Run</u> <u>Time</u>
Block A	37K instances	Insert 4 DFF(s) and modify 4 "assign" statement	// 12 library cell(s) are in the patch// 4 DFF(s) are in the patch	442 sec
Block B	2.2 K instances	Insert 64 inverters into a 64-bit select line	<pre>// 1 library cell(s) is freed</pre>	25 sec
Block C	752K instances	Replace a " " with "&&"	<pre>// 3 library cell(s) in the patch</pre>	6 sec
Block D	67K instances	Insert an inverter into an "assign" statement	<pre>// 4 library cell(s) in the patch</pre>	100 sec



Conformal ECO Put-to-the-Test (& Results)



Enhancement requests during the evaluation

• Ease-of-Use:

- 1. add a prefix string to ECO'ed instance and net names. **IMPLEMENTED**
- 2. detail report of new/recycled/freed cells. **IMPLEMENTED**
- 3. provide a list of *dont-use* cells, in addition to understand the *dont-use* attribute in liberty library **IMPLEMENTED**
- 4. create new ECO primary inputs and outputs, or convert single port to bussed port and vice versa **IMPLEMENTED**
- 5. Re-arrange the ECO netlist (G3) format, easily view the delta among G1 vs G3 netlists **Plan Release: 7.2**
- Quality of Result:
 - 1. Improve the patch size [i.e. # of ECO gates needed] for same or comparable to a manual ECO. **IMPLEMENTED**

Results from our ECO flow



	Design A	Design B
	Leaf Cell # 82,400	Leaf Cell # 185,100
Design data	Final Utilization 67%	Final Utilization 56%
	Final DRCs 0	Final DRCs 0
Implementation CPU Time	Total: 55 min	Total: 490 min
	(Psyn 200s, Place 410s, CTS/Hold 1150s, Route 1590s)	(Psyn 3921s, Place 8430s, CTS/Hold 8690s, Route 8406s)
RTL change/Patch	Add FSM state	increase FSM counter size
size	(56 leaf cells)	(67 leaf cells)
ECO	Total: 22 min	Total: 157 min
time	LEC: 13 min	LEC: 52 min
	Physical ECO: 9 min	Physical ECO: 105 min

¹³ September 11, 2007 Automating Functional ECOs using Encounter Conformal Technology

Summary

- SAPR flow requires by each RTL change a complete re-run of the flow
- Causes unnecessary challenges and long turnaround time
- An incremental approach is an extension to the existing SAPR flow to handle ECOs
- A more **automated** solution using Conformal ECO has been successful





Benefits



- ✓ Incr-SAPR flow is now in BETA with Conformal ECO integrated
- ✓ as the solution to handle ECOs without performing a complete re-run of SAPR each time





✓ This process is repeatable and is time saving, ability to reduce ECOs to less than a day



Q & A

Thanks for your attention!

Trademark Attribution

AMD, the AMD Arrow, logo and combinations thereof, are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners.

©2007 Advanced Micro Devices, Inc. All rights reserved.

¹⁶ September 11, 2007 Automating Functional ECOs using Encounter Conformal Technology



CDNLive! 2007 Silicon Valley