# Ultrasim Netlist Based Memory EMIR Flow

# **Cadence Design System**

Bo Hu, Yihong Chen, Xiaodong Zhang, Boris Krichevskiy, Qing Zhang, Jun Kong, Stefan Wuensche, Lifeng Wu, Bruce McGaughy and Tina Najibi Ultrasim Product Team

zhangx@cadence.com

Presented at

cadence designer network



## ABSTRACT

In the deep submicron era, IR drop and electromigration (EM) analyses are becoming increasingly important. Transistor level dynamic reliability verification for memory is in high demand. Ultrasim netlist based memory EMIR flow was developed to meet this demand with a focus on memory and large mixed signal designs. Empowered by Ultrasim's superior post layout solutions with hierarchical stitching, the new flow offers virtually unlimited capacity for memory-like designs.

The flow involves two steps: the first step is post-layout simulation with parasitics stitched to the prelayout netlist. The geometry information on wires and vias comes in the format of a DSPF or SPEF file. Ultrasim computes IR drop and current density, and stores them in an intermediate database. The second step is basically post-processing, which converts the intermediate database to a CDBA/OA database for displaying in the DFII platform as violation maps. The flow can also output textual reports. To help navigate through the violation maps, an easy-to-use GUI was developed and was seamlessly integrated with the Virtuoso Layout Editor. The GUI features were designed to help users quickly identify the location of the problems and understand the causes and potential fixes.

Ultrasim's EMIR flow complements the existing Cadence reliability solutions. With the new flow targeting custom design space, Voltage Storm transistor level (VST) specializing in power grid analysis of digital designs and VAVO/VAEO focusing on small analog circuits, Cadence now offers reliability solutions that cover the whole spectrum of designs. Customer Beta engagements are under way.

#### **1. INTRODUCTION**

With CMOS process technology scaling down to 45nm and below, reliability analyses, such as IR drop and electromigration, are becoming increasingly important; they determine the performance and reliability of the chip. IR drop effect manifests itself mainly in the power grids and can potentially degrade the performance of the design. In its worst case, excessive IR drop may result in a functional failure in dynamic logic and a timing violation in static logic. In nanometer designs, the supply voltage has generally been reduced to 1V or below. With the ever shrinking interconnect size, the resistance per unit length of wires is increased, reducing the available V<sub>DD</sub> at transistor contacts, which in turn degrades the switching speed of the CMOS gates and their DC noise margins. It has been shown that a 10% voltage drop in a 0.18um design increases the propagation delay of the gates by up to 8% [1]. Electromigration (EM) has more complicated mechanisms than IR drop. By definition, electromigration is the mass transport of a metal due to the momentum transfer between conducting electrons and diffusing metal atoms. It has long been recognized as a potential wear-out failure in VLSI circuits by causing shorts and voids (open) in the circuitry. Electromigration is thermally activated, its magnitude is proportional to average current density. Narrower metals usually encounter worse electromigration problems due to higher current density. In addition, Joule heating of conductors, caused by the root mean square (RMS) current, can aggravate electromigration, this is why both RMS current density and average current density must be limited in a design. There are many ways to tame the electromigration issues, for example, using different materials, changing the temperature and reducing current density. From a designer's point of view, limiting current density across the whole design is achievable by modifying the design. Limiting current densities is known as reliability budgeting. The limits are functions of interconnect size, temperature and process variations.

Reliability analysis can be done at both block and full chip level. It is reasonable to start looking at reliability problems early in the design cycle, as soon as the layout of a functional block is completed. The integrity of the power grid and signal nets in a block may be quickly analyzed and the appropriate changes should be made in the layout. Many common design mistakes can be found by performing block level analysis[2]. Some assumptions about the supply voltages, where a block connects either to the global power grid or other blocks, have to be made. However sometimes, due to the tight and complex interactions between different blocks of the design, it is hard to estimate the potential effects of reliability problems in a block-based context where current may be supplied to neighboring blocks. This is one of the reasons that full-chip analysis must be performed before sign-off to ensure that no IR and EM related problems will occur in the assembled design. At this stage, all parasitic elements can be extracted based on the layout and technology description. The ability to apply reliability analysis at the full chip level makes it possible to bring product reliability and reliability budgeting into designers' hands. Traditionally for digital designs, an activity based static methodology is employed for full chip analysis. Clock cycles, average charges and/or capacitances with probabilities of switching activities are considered. Practical experience has shown that most reliability issues will show up during analysis based on static current data[3]. Static methods provide large capacity, fast turn around time and thorough coverage with the possibility to exercise all the nodes. However, the static estimation lacks accuracy for deep submicron SoC and memory designs, this is where transistor level (dynamic) full chip verification comes into play. Dynamic solutions provide transistor level accuracy and can handle instantaneous IR drop and EM due to simultaneously switching gates, but it comes with sacrifices, namely long simulation time. In reality, static and dynamic methodologies are both employed complementarily in a reliability flow, with static analysis normally conducted early in the design cycle and dynamic verifications later in the design cycle, after layout and extraction are completed.

Customers are asking for a transistor level dynamic reliability analysis tool that can handle real peak behavior on memory and large mixed signal designs. Reliability of both power grids and signal nets are of interest. Currently one competitor provides a solution in this area. The IR drop and EM information can be color-coded in so-called violation maps in GDSII format, which is then streamed into Virtuoso Layout Editor. The process is time consuming and quite user unfriendly. Overlaying the violation map on top of the original layout is very complicated. Since it is based on the GDSII format, its efficiency and capacity are in question. On the other hand, Ultrasim netlist based memory EMIR flow is built directly on the Virtuoso platform, taking advantage of the efficient CDBA and OA database. Simulation efficiency and user friendliness are major thrusts in Ultrasim's EMIR flow. Overlaying the violation map on top of the original layout can be accomplished by just one click of the mouse. Ultrasim's EMIR flow complements the existing Cadence reliability solutions. With the new flow targeting custom design space, Voltage Storm transistor level (VST) specializing in power grid analysis of digital designs and VAVO/VAEO focusing on small analog circuits, Cadence now offers reliability solutions that cover the whole spectrum of designs.

The key technologies in Ultrasim netlist based EMIR flow are presented in Section 2, followed by a few examples in Section 3, then a summary in Section 4.

## 2. KEY TECHNOLOGIES in Ultrasim Netlist Based EMIR Flow

Ultrasim is Cadence's hierarchical fast spice simulator. With fast-spice technologies, such as partitioning, isomorphism and simplified models, Ultrasim boasts virtually unlimited capacity for memory-like designs. Empowered by its hierarchical stitching techniques, Ultrasim offers superior post layout solutions, which serves as the foundation for the new flow. Ultrasim netlist based EMIR flow can analyze not only power grids, but also signal nets. The flow has two steps: the first step is to conduct post-layout simulation with parasitics back-annotated (a.k.a stitched) to the prelayout netlist. The geometry information on wires and vias/contacts along with parasitics comes in the format of a DSPF or SPEF file. After simulation finishes, a binary database is created. The second step is to convert the binary database to a CDBA and/or an OA database, the CDBA and OA database can be displayed in Virtuoso Layout Editor for interactive debugging. The key technologies in this flow, specifically, simulation and integration with Virtuoso environment, are discussed in this section.

Ultrasim netlist based EMIR flow is a dynamic tool for full chip verification. The tremendous amounts of data inherited in this problem are challenging, especially in EM analysis where RC reduction is generally not recommended. Data storage and management, simulation performance and analysis efficiency are all critical. Simulation is the first step of the flow. Ultrasim detects isomorphism of back-annotated parasitics and compactly store them in a highly compressed hierarchical library developed for capacity and performance. An efficient power network detection algorithm was developed to search for connected pieces of designated RC nets that are spread over the entire design for the purpose of EM and IR calculations. Furthermore a proprietary power network solver (UPS) was developed, it is an optimized solver designed to analyze linear power networks. In addition, for efficiency, Ultrasim computes IR drop and current density, including peak, average and rms values on-the-fly. When simulation is done, an intermediate binary database is generated.

The second step is basically post-processing. A utility tool is developed to convert the binary database generated during simulation to a CDBA or an OA database for displaying directly on the Virtuoso platform as violation maps. The CDBA/OA

database contains IR drop information for nodes and current density information for resistors, organized into groups. Each group is uniquely identified by a net name and the type of analysis on the net. The supported analysis types are peak IR drop, average current density, RMS current density and peak current density. By changing a so-called control file, it is easy for the user to control the types of analysis on specific nets. The format for EM rule files are compatible with other Cadence EM tools such as Virtuoso Analog Electromigration Option (VAEO). It supports temperature dependency and expression. This step is built directly on the Virtuoso platform, a very much appreciated feature over the competition. The flow outputs textual reports and color-coded violation maps. To help navigate through the violation maps, an easy-to-use GUI is developed and is seamlessly integrated with the Virtuoso Layout Editor[3]. This GUI provides designers with the following useful functionalities: (1) graphical display of the IR drop and EM violation standalone or on top of original layout; (2) cross-probing between the textual report and the violation maps; (3) customization of the visualization—changing color levels, control color map, sorting... etc. With the assistance of the GUI, circuit designers can quickly identify the location of the problems and understand the causes and potential fixes of the issues.

# **3 EXAMPLES**

Three test cases are discussed in this section to demonstrate the advantages of the flow. A small VCO block is chosen to illustrate how the flow works and what the GUI looks like. A large ADC test case and a medium sized memory case are chosen to demonstrate the efficiency of data storage and management.

# **3.1** VCO

This is the smallest of the three test cases. The design has 300 MOSFETs and 2100 resistors. Capacitance is not extracted, Because of the small size, Ultrasim A mode is used. A DSPF file is generated by Assura RCX and is stitched to the prelayout netlist for post-layout simulation. IR drop for power nets (VDD and VSS) and EM analysis for all nets are conducted, so no RC reduction is applied. The layout is in DFII CDBA format. Figure 1.a) is the color-coded map of the IR drop for VSS net.





Figure 1.a) the color-coded map of IR analysis for the vss net

Pin	il.vss		Bre	owse	Voltage Drop(V)	Node Name	Node	Time 🛆	Save
	11. 000					MPM4@19:d		644.2	Hilight
				<u>.</u>	6.56393m	MPM4@18:d		644.2	
Num	ber of colors	8	All	1	6.45771m	VSS:2	int	644.2	Search
				C)	6.42276m	MPM4@11:d		644.2	Load Tex
	<b>y</b> 0	dg	5.744m	to 5.564m	6.42249m	MPM4@10:d		644.2	Output
~	An An	lug		5.00 mil	6.38981m	MPM4@17:d		644.2	Comput
			- 4.923m	to 5.744m	6.38954m	MPM4@16:d		644.2	Sort By
~	<b>y</b> 1	dg	4.9231	to 5.744m	6.31519m	VSS:114	int	644.2	IR Drop
-			1 100	1	6.28446m	VSS:30	int	644.2	Currete
~	<b>y</b> 2	dg	- 4.103m	to 4.923m	6.26687m	VSS:17	int	644.2	
-	-	_			6.23957m	MPM4@13:d		644.2	
~	<b>y</b> 3	dg	- 3.282m	to 4.103m	6.2393m	MPM4@12:d		644.2	
~					6.13375m	VSS:86	int	644.2	
	<b>y</b> 4	dg	- 2.462m	to 3.282m	6.12241m	VSS:129	int	644.2	
~					6.09567m	VSS:45	int	644.2	
	<b>y</b> 5	dg	- 1.641m	to 2.462m	6.08275m	MPM4@7:d	tap	644.2	
~	yo	og.			6.08249m	MPM4@6:d	tap	644.2	Zoom
	- Int	dg	- 820.5u	to 1.641m	6.07604m	VSS:24	int	644.2	To
~	<b>9</b> 96	uy	B 020.00	10 1.0411	6.06952m	MPM4@15:d		644.2	Node
		1.1	. 0	to 320.5u	6.06925m	MPM4@14:d		644.2	NOUE
~	<b>y</b> 7	dg	0	to 520.50	6.06295m	MPM0@32:d		644.2	
2011					6.06268m	MPM0@31:d		644.2	
	Toggle Visibil	ito	Toggle	Visibility	6.00891m	MPM0@30:d		644.2	
	of Violation M			nce View	6.00864m	MPM0@29:d		644.2	
_	or violation m	ap )	C or molere		6.00847m	MPM4@9:d	tap	644.2	
	Show Full Ch	ip			6.0082m	MPM4@8:d	tap	644.2	
	Violation Ma				141	illi illi illi			6

Figure 1.b) the user interface of IR analysis

Figure 1.b) is the user interface (UI) for IR drop analysis. The textual report is also shown in the GUI interface. The user can navigate through all the power nets. For each power net, the user can change the color of the bins. The user can choose to overlay the violation map on top of the original layout or display the violation map standalone. The cross-probing capability is provide by clicking the button "zoom to the net".

aunch	Eile	Edi	t⊻i	ew/	<u>C</u> re	ate	Verj	fy C	Co <u>n</u> n	ectivi	ty g	Qptic	ons	Tools	<u>W</u> ir	ndow	Mi	grate	Ne	etlist-	Basi	ed E	MIR	He	elp					сā	der	n c
		*	0	) (		×	0	) •	00		e		Q	Q				망	5	»	w	orks	pace	e: [					-	3	5	
Q.					•	1	? 1		12.	10																						
• •	•	•	•	•	•	•	•			•	-	-	•	•••	•	•	•	•	•	•	•	•		•	-	1	•	•	•	•	•	
									•	•	_	_		i i	•	C.	•															1
								t			-	1	T		n.	1				i												
								t		E.			•		112	li	•	1	5	1												1
• •								İ		F			ł			l I																
								1		2				11	m																	
																ľ																
								Ι								1																
													I.																			
								I					h			1.																
													1	m	m	••••																
													3			Щ																
								ļ					. #																			
								Ļ					. 1	IIII		11q																
								Ļ					1	ш		н.																
																5																
								ļ																								
								-																								
								ł																								
inst	: 115	8	(in	v_2	2x_	hv	)		+			-	-		-	-	ł.	-		-	-				-		÷.	÷.			-	
		•		•	•	•					-	-				•		•							•	•					•	
					-	_		_	_		_	_				Devel			_	_					4-0		0.10	10.1				
mouse 3) >	L: MÓU	12621	ngrés	26160	50P1()	)							M:	leHilv																	down() Dist:	



EM Analysis: A						He
violation map: AD	CLib adc_sample_h	old zxd_viola	tion_map		Tempera	ture: 27 C
Type of results	AVERAGE -		% Failed	Density(A/	Density I	Mark
Net	i1.vdd 🛶		fail+805.721%	9.96293m	1.1m -	Unmark
			fail+432.617%	11.185m	2.1m	
Number of colors	8 -		fail+272.256%	7.81738m	2.1m	Save Hilight
			fail+258.325%	3.94157m	1.1m	might
- no day	9.7868m to	11.185m	fai1+250.436%	4.20524m	1.2m	Select
y0 dg	-		fail+245.984%	4.15181m	1.2m	Presistors
yl dg	_ 8.3887m to	9.7868m	fail+242.22%	4.10665m	1.2m	In A Window
yl dg		[]	fail+210.574%	3.72688m	1.2m	
y2 dg	_ 6.9906m to	8.3887m	fail+208.49%	3.70188m	1.2m	
yz dy		1 million in the	fail+206.635%	3.67961m	1.2m	
y3 dg	_ 5.5925m to	6.9906m	fail+201.287%	6.32702m	2.1m	
- 40 Mg		1 1	fail+197.943%	3.27738m	1.1m	
y4 dg	_ 4.1944m to	5.5925m	fail+189.04%	3.46848m	1.2m	
- 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10		1	fail+187.917%	3.455m	1.2m	Zoom
y5 dg	_ 2.7962m to	4.1944m	fail+186.972%	3.44366m	1.2m	То
			fail+178.809%	3.34571m	1.2m	Resistor
y6 dg	_ 1.3981m to	2.7962m	fail+178.168%	3.33802m	1.2m	
			fail+177.768%	3.33321m	1.2m	
y7 dg	a 88.479f to	1.3981m	fail+177.289%	3.32746m	1.2m	
			fail+177.26%	3.32712m	1.2m	
Toggle Visibilit		Visibility	f=i1_177 100>	3 39697m	1 0m	č.,
of Violation Ma	p of Refere	nce View			jur.	

Figure 2.a) The User Interface of EM analysis

Figure 2.a) is the color-coded violation map of the EM analysis for VDD net. The EM GUI interface is shown in Figure 2.b). As with the UI for IR drop analysis, the user can navigate through nets, overlaying the violation map on top of the original layout. Cross-probing capability is provided by clicking "zoom to resistor" or "Select Presistors in a window".

## 3.2 Large ADC

This test case is a large ADC test case. Only VDD net is extracted for power integrity analysis. The circuit consists of 600K MOSFETS, 3 Million parasitic resistors and capacitors on the power net. Since both IR drop and EM analysis of the power networks are of interest, no RC reduction can be applied. Extracted parasitics are in DSPF file format and they are stitched into the hierarchical pre-layout netlist. With the EMIR flow, total simulation time for 25 clock cycles takes 8 hours on an AMD Opteron 64bit Linux machine with 2.4GHz CPU. The created binary database is about 300MB, it took only 15min to convert it to CDBA on the same machine.

## 3.3 Memory

The third example is a memory design that consists of 200K mosfet, 1.8 Million resistors and 200K capacitors. The EM of the signal nets are of interest, no RC reduction is applied. The simulation took 2 hours on an AMD Opteron 64bit Linux Machine with 2.6GHz. The binary data base is 464MB, the conversion to CDBA took 23min on the same machine.

## **4 SUMMARY**

Ultrasim netlist based EMIR flow was developed for IR drop and EM analysis on memory and large mixed signal designs. Based on Ultrasim's superior post layout solutions with hierarchical stitching, the compaction of the simulation database was enhanced. Ultrasim computes IR drop and current density, including peak, average and rms values on-the-fly and stores them in a highly compressed hierarchical library developed for capacity and performance. The flow is built directly on the Virtuoso platform. Both a textual report and a graphic display are provided. An easy-to-use GUI in DFII is available. Initial customer engagements have proven the efficiency of the technology as well as the user-friendliness of the flow. The flow has been in production release since July 2007. A possible future expansion of the technology will be integration with physical design, such as simulation driven layout with constraints.

# **5** ACKNOWLEDGE

The authors would like to thank Randy Bishop, Li-Chien Ting and Martin Graham for the enlightenment on various techniques for handling the CDBA/OA database, Roger Brobst for data exchange between C and SKILL, Bo Wan, Qiaofeng Zhu and Xiao Wang for SKILL programming and DFII regression testing.

# **6 REFERENCES**

[1] R. Saleh, S.Z. Hussain, S. Rochel, and D. Overhauser, "Clock skew verification in the presence of IR-Drop in the power distribution network," *IEEE Trans. on Computer-Aided Design*, vol. 19, No. 6, 2000, pp. 635-644.

[2] Gsegory Steele, David Overhauser, Steffen Rochel, Syed Zakir Hussain, "Full-Chip Verification Methods for DSM Power Distribution Systems," in Proc. 35th *Design* Automationi *Conf*, pp. 744-749, 1998.

[3] Virtuoso Analog VoltageStorm and ElectronStorm User Guide , Product Version 10.1 October 2005