



The Core Of Your Future

November 9-11, 2010
The Santa Clara Convention Center
Mixed Signal Assertion Based Verification

www.armtechcon.com

EE|Times Group

Mixed Signal Assertion Based Verification

Agenda

- ▶ Converging methodologies for more reliable verification
 - Analog Effects Impacted by Integration
- ▶ Verification Challenge
 - Bringing Analog Effects into Mainstream Logic Verification Flows
- ▶ Functional Verification Analog Effects
 - Improving Quality and Performance of your SoC Designs
- ▶ Introduction to Assertion Based Verification
 - Current Availability of Assertion Like Capabilities Analog Design
 - Mixed Signal Enhancements to PSL and SVA
 - Sigma-Delta ADC Example
- ▶ Conclusions and Next Steps



ARM EE|Times Group

Converging Methodologies for More Reliable Verification

Bring Verification as a Methodology to Analog

- ▶ In this presentation we will talk about the potential impact and benefits of assertion based methodologies on analog mixed signal designs
- ▶ Is there a place for it and how can the industry move forward to leverage the benefits of portability, infrastructure and visibility into your design status that has been achieved with digital verification
- ▶ It will not cover every aspect of your analog verification needs and there will still be gaps closing on the specifications; however there will be immediate gains in SoC integration of analog designs



ARM EETimes Group


Converging Methodologies for More Reliable Verification – Why Change?

Hardware keeps up with complexity
No productivity improvements gained

Memory Speeds
Enabled multi-core for SPICE, RF Simulation

Analog effects impacting integration



- High speed I/O sensitivity
- Power startup/shutdown
- Audio-video Fidelity
- Can breakdown on integration
- Require continuous verification to analog design intent







Wikipedia Moore's Law Image

ARM EETimes Group










ABV with Simvision: Go To Cause



Assertions Using Behavioral Language

```
// GENERIC VERILOGAMS ASSERTION CHECK MACROS:  
// This macro provides a mechanism for checking logic values when they  
// change. It can be used to check for transitions from one state to another  
// or flag when it attains to its operating range. Note that it executes  
// Td (seconds) after a crossing event occurs, so that shorter glitches  
// will be ignored. First test is performed at time Td. Only difference  
// between analog & discrete version is the #() line which defines when  
// to repeat the test. Note that the En indicates checking status; not  
// operational status, so disabled just means no checking (error flags  
// will stay in "OK" state).
```

- ▶ Mixed-signal languages such as Verilog-A/MSnC used to create monitoring models
 - Requires some level of modeling expertise and understanding of mixed-signal simulation semantics
 - `assert CHECK(Val,Max,Min,Desc,Name,FIG,En,Td,Vtol) {`
`reg Flag1#(B1) flag;`
`if (En&~flag) begin`
 `#100ns; // statements in software debug. Where's the IDE?`
 `flag = 1'b1;`
 `wait (En&=1'b1);`
`end`
 - Must edit model, or testbench, or design itself
 - No vunit/UTL/IDE capability
 - No assertion browser/waveforms/debug capability
 - ▶ Does not leverage any of the system (IDE) already built around PSL or SVA
 - E.g. Functionality of Verilog-A having assertions

```

$display("FVM %s Xm %s Return to Normal: Xs=%g, time=%g, \n", \
          MNAME, Desc,                                     Name, Val,   $abstime);
  Fig<=1'b0; \
end
@(`En or cross(Val-(Max),0,Td,Vtol) or cross(Val-(Min),0,Td,Vtol)); \

```



PSL Mixed Signal Assertions

- ▶ PSL is language agnostic, which means
 - PSL can be embedded into Verilog-AMS
 - PSL boolean expressions can contain mixed-signal expressions

```
electrical int_node, int_node2;
reg clk;
...
...
// psl mixed_signal_check:
// assert always (clk -> next(V(int_node2) < 0.6))
@(cross(V(int_node) - 1.25));
```

- ▶ Focus for Cadence with PSL-AMS
 - Allow analog and mixed-signal expressions in PSL boolean expression layer when present in Verilog-AMS
 - Limited to analog quantities that are currently allowed in the always block in Verilog-AMS
 - Allow external binding of mixed-signal verification module via vunit



November 2010
Confidential: Cadence Internal Use Only

13

Mixed Signal Assertions – SystemVerilog

- ▶ Background
 - SVA is a legal subset of the SystemVerilog P1800-2009 standard
- ▶ SystemVerilog language does not include AMS yet
 - SystemVerilog-AMS language is in the works at IEEE
- ▶ However, mixed-signal content can still be brought into SystemVerilog via real valued port connection




November 2010
Confidential: Cadence Internal Use Only

14

SystemVerilog Cross Domain Connectivity

- ▶ SystemVerilog testbench driven methodology
 - 3 classes of connectivity supported:
 - Data and net types between Verilog-2001 and Verilog-AMS objects
 - SV Real Variable to Verilog-AMS Electrical – insertion of E2R connect module
 - SV Real Variable to Verilog-AMS WReal – direct connection by coercion




ARM EE Times Group
November 2010
Confidential. Cadence Internal Use Only

15

SVA Assertions for Mixed-Signal

- ▶ Relies on SV real variables



Leveraging Assertions In an ADC


Capturing Specification of Sequential Behavior

- ▶ ADC's, DAC's, Switch Cap Filters, Serdes good candidates
 - Specification of circuits contains sequential behavior
- ▶ ADC example the following behavior is verified
 - Integrator behavior
 - Comparator Operations
 - Loop Stability Fundamentals




ARM EE^Times Group


ADC Architecture Representation



- ▶ Sigma Delta Architecture
 - Modulator and Filter



- ▶ Modulator with Integrator Feedback



- ▶ Filter



ARM EE^Times Group

ADC PSL Checking Basic Functionality

```
// INTEGRATORS and DIFF JUNCTIONS, basic behavior
// Check that integrators preserve sign of arithmetic operations
// ie, assert that when V(in) and V(I1) both positive, and comparator feedback
// is negative,
// then the first integrator output in the next cycle must be positive.
// Ditto with polarities flipped
pos_integ1: assert always { i1_inputs_pos } => i1_pos;
neg_integ1: assert always { (V(X) < 0.0) && (V(I1) < 0.0) && (V(Y) >= V(Vref)) } => V(I1) < 0.0;
```

► Integrator Functionality

- The sign of the integrator preserved positive cycle and negative cycle
- First assertions leverages internally generated VerilogAMS values



ARM EE⁺Times Group

ADC PSL Checking Sequential Bit Patterns

```
// test for limit cycle sequence of 1100110011001100
limit_cycle_p1: assert never { {V(Y) >= V(Vref)[*2] ; V(Y) <= -V(Vref)[*2] }[*2] }[*2] };
// test for limit cycle sequence of 0011001100110011
limit_cycle_p2: assert never { {V(Y) <= -V(Vref)[*2] ; V(Y) >= V(Vref)[*2] }[*2] }[*2] };
```

► Modulator Stability

- Checking for the presence of undesirable bit patterns
- Repeating bit patterns leading to audible tones/clicks



ARM EE⁺Times Group

ADC PSL Viewing the Results Assertion Browser vs. Waveforms

The screenshot shows the Cadence Assertions browser interface. On the left is a table of assertions with columns for Name, Type, Cov, Module/Unit, Instance, Current State, Disabled Count, Finished Count, and Failed Count. Several assertions are highlighted in yellow, including 'comp_not_stuck' and 'm_low_out_01'. On the right is a waveform viewer showing multiple signals over time, with a zoomed-in view at the bottom. A red box contains the text 'You be the judge...'. Logos for UBM, ARM, and EETimes Group are at the bottom.

Assertion Name	Type	Cov	Module/Unit	Instance	Current State	Disabled Count	Finished Count	Failed Count
comp_not_stuck	assert		workB-ADC	top/1	inactive	0	15	0
m_low_out_01	assert		workB-ADC	top/1	inactive	0	2170	0
comparator_pos1	assert		workB-ADC	top/1	inactive	0	513	0
m_high_out_11	assert		workB-ADC	top/1	inactive	0	513	0
m_low_out_00	assert		workB-ADC	top/1	inactive	0	513	0
m_low_out_00_a1	assert		workB-ADC	top/1	inactive	0	513	0
m_low_out_00_a2	assert		workB-ADC	top/1	inactive	0	513	0
m_low_out_00_b1	assert		workB-ADC	top/1	inactive	0	513	0
m_low_out_00_b2	assert		workB-ADC	top/1	inactive	0	513	0
m_low_out_1_a1	assert		workB-ADC	top/1	inactive	0	2304	0
m_low_out_1_a2	assert		workB-ADC	top/1	inactive	0	4623	0
integ1_incorrect	assert		workB-ADC	top/1	finished	0	4623	0
integ1_jumped	assert		workB-ADC	top/1	finished	0	4623	0
integ1c_compl1	assert		workB-ADC	top/1	failed	0	2053	0
integ1c_compl2	assert		workB-ADC	top/1	failed	0	2053	0
integ1c_p1	assert		workB-ADC	top/1	active	0	1	0
integ1c_p2	assert		workB-ADC	top/1	active	0	0	0
integ1c_p3	assert		workB-ADC	top/1	active	0	0	0
no_leng_one_seq	assert		workB-ADC	top/1	active	0	14	0
no_leng_zero_seq	assert		workB-ADC	top/1	inactive	0	12	0
pos_integ1	assert		workB-ADC	top/1	inactive	0	387	0
vin_less_ref	assume		workB-ADC	top/1	finished	0	4623	0

Current Assertion State Summary (Filtered) - Assertions Displayed: 21 Active: 5 (23%) Inactive: 10 (47%)
Failed: 3 (14%) Passed: 2 (14%) Disabled: 0 (0%) Suspended: 0 (0%) Off: 0 (0%)

You be the judge...

Mixed Signal Assertion Based Verification

Is Assertion Based Verification Applicable to Mixed Signal Designs?

- ▶ ADC's, DAC's, Switch Cap Filters, Serdes good candidates
- ▶ ADC Example Demonstrated Verification of Key Behavior
 - Integrator behavior
 - Comparator Operations
 - Loop Stability Fundamentals
- ▶ Technology Exists Today to Augment Existing Methodologies with Assertion Based Verification

The screenshot shows the Cadence Assertions browser interface. On the left is a table of assertions with columns for Name, Type, Cov, Module/Unit, Instance, Current State, Disabled Count, Finished Count, and Failed Count. Several assertions are highlighted in yellow. On the right is a waveform viewer showing multiple signals over time, with a zoomed-in view at the bottom. Logos for UBM, ARM, and EETimes Group are at the bottom.