



ARM  
TECHNOLOGY  
CONFERENCE  
*The Core Of Your Future*

2010

November 9-11, 2010  
The Santa Clara Convention Center  
Mixed Signal Assertion Based Verification

[www.armtechcon.com](http://www.armtechcon.com)

**EE|TimesGroup**

## Mixed Signal Assertion Based Verification

### Agenda

- ▶ Converging methodologies for more reliable verification
  - Analog Effects Impacted by Integration
- ▶ Verification Challenge
  - Bringing Analog Effects into Mainstream Logic Verification Flows
- ▶ Functional Verification Analog Effects
  - Improving Quality and Performance of your SoC Designs
- ▶ Introduction to Assertion Based Verification
  - Current Availability of Assertion Like Capabilities Analog Design
  - Mixed Signal Enhancements to PSL and SVA
  - Sigma-Delta ADC Example
- ▶ Conclusions and Next Steps



## Converging Methodologies for More Reliable Verification

### Bring Verification as a Methodology to Analog

- ▶ In this presentation we will talk about the potential impact and benefits of assertion based methodologies on analog mixed signal designs
- ▶ Is there a place for it and how can the industry move forward to leverage the benefits of portability, infrastructure and visibility into your design status that has been achieved with digital verification
- ▶ It will not cover every aspect of your analog verification needs and there will still be gaps closing on the specifications; however there will be immediate gains in SoC integration of analog designs



## Converging Methodologies for More Reliable Verification – Why Change?

Hardware keeps up with complexity  
No productivity improvements gained


Memory Speeds  
Enabled multi-core for SPICE, RF Simulation

Analog effects impacting integration

- High speed I/O sensitivity
- Power startup/shutdown
- Audio-video Fidelity

Can breakdown on integration

- Require continuous verification to analog design intent



Wikipedia Moore's Law Image





## Analog Effects Suitable for Methodology

Cadence RfKit  
 •Implemented Functional Verification Design Flow

Cadence RfKit  
 •Functional verification models  
 •Assertions applied to blocks




Figure 158: Functional verification & IC design flow



## Analog Effects Suitable for Assertions





Figure 162: FVM Supply Variation

### RfKit Application of Assertions

- ▶ Assertions go with block for validation while blocks integrated
- ▶ Assertions leveraged in RfKit
  - Power supply and ground variation
  - Power down signal change
  - Supply resistance connected to supply changes
  - Gain variation at the output as the gain control voltage changes



# Introduction to Assertion Based Verification



# ABV Debugging

Select Assertion -> Select Waveform Icon





## PSL Mixed Signal Assertions

- ▶ PSL is language agnostic, which means
  - PSL can be embedded into Verilog-AMS
  - PSL boolean expressions can contain mixed-signal expressions

```

electrical int_node, int_node2;
reg clk;
...
...
// psl mixed_signal_check:
// assert always (clk -> next(V(int_node2) < 0.6))
@(cross(V(int_node) - 1.25));

```

- ▶ Focus for Cadence with PSL-AMS
  - Allow analog and mixed-signal expressions in PSL boolean expression layer when present in Verilog-AMS
    - Limited to analog quantities that are currently allowed in the always block in Verilog-AMS
  - Allow external binding of mixed-signal verification module via vunit



November 2, 2010  
Confidential: Cadence Internal Use Only

13

## Mixed Signal Assertions – SystemVerilog

- ▶ Background
  - SVA is a legal subset of the SystemVerilog P1800-2009 standard
- ▶ SystemVerilog language does not include AMS yet
  - SystemVerilog-AMS language is in the works at IEEE
- ▶ However, mixed-signal content can still be brought into SystemVerilog via real valued port connection




November 2, 2010  
Confidential: Cadence Internal Use Only

14



## SystemVerilog Cross Domain Connectivity


- ▶ SystemVerilog testbench driven methodology
  - 3 classes of connectivity supported:
    - Data and net types between Verilog-2001 and Verilog-AMS objects
    - SV Real Variable to Verilog-AMS Electrical – insertion of E2R connect module
    - SV Real Variable to Verilog-AMS WReal – direct connection by coercion



November 2, 2010  
Confidential. Cadence Internal Use Only

## SVA Assertions for Mixed-Signal

- ▶ Relies on SV real variables



```

real analog_out;
reg [0:size-1] in;
wire [0:size-1] digital_out;
sequence S1;
real myreal1, myreal2;
((digital_out == in)[*5], myreal1 = analog_out) ##1 myreal1 > 0.5;
endsequence
sva_opcheck1 : assert property (@(posedge clk) S1);
                    
```



November 2, 2010  
Confidential. Cadence Internal Use Only





## Leveraging Assertions In an ADC

### Capturing Specification of Sequential Behavior

- ▶ ADC's, DAC's, Switch Cap Filters, Serdes good candidates
  - Specification of circuits contains sequential behavior
  
- ▶ ADC example the following behavior is verified
  - Integrator behavior
  - Comparator Operations
  - Loop Stability Fundamentals



## ADC Architecture Representation



- ▶ Sigma Delta Architecture
  - Modulator and Filter
  
- ▶ Modulator with Integrator Feedback
  
- ▶ Filter



## ADC PSL Checking Basic Functionality

```
// INTEGRATORS and DIFF JUNCTIONS, basic behavior
// Check that integrators preserve sign of arithmetic operations
// ie, assert that when V(in) and V(I1) both positive, and comparator feedback
// is negative,
// then the first integrator output in the next cycle must be positive.
// Ditto with polarities flipped
pos_integ1: assert always { i1_inputs_pos } | => i1_pos;
neg_integ1: assert always { (V(X) < 0.0) && (V(I1) < 0.0) && (V(Y) >= V(Vref)) } | => V(I1) < 0.0;
```

- ▶ Integrator Functionality
  - The sign of the integrator preserved positive cycle and negative cycle
  - First assertions leverages internally generated VerilogAMS values



ARM EE TimesGroup

## ADC PSL Checking Sequential Bit Patterns

```
// test for limit cycle sequence of 1100110011001100
limit_cycle_p1: assert never { { (V(Y) >= V(Vref)[*2] ; V(Y) <= -V(Vref)[*2] )[*2] }[*2] };
// test for limit cycle sequence of 0011001100110011
limit_cycle_p2: assert never { { (V(Y) <= -V(Vref)[*2] ; V(Y) >= V(Vref)[*2] )[*2] }[*2] };
```

- ▶ Modulator Stability
  - Checking for the presence of undesirable bit patterns
  - Repeating bit patterns leading to audible tones/clicks



ARM EE TimesGroup

## ADC PSL Viewing the Results Assertion Browser vs. Waveforms

Assertion Name	Type	Cov	Module/Unit	Instance	Current State	Disabled Count	Finished Count	Failed Count
comp_not_stuck	assert		worklib.ADC	top.it	inactive	0	15	0
comparator_09g	assert		worklib.ADC	top.it	failed	0	2176	0
comparator_09h	assert		worklib.ADC	top.it	inactive	0	2176	0
rs_hq_not_11	assert		worklib.ADC	top.it	inactive	0	913	0
rs_low_not_00	assert		worklib.ADC	top.it	inactive	0	913	0
rs_low_not_00_a1	assert		worklib.ADC	top.it	inactive	0	913	0
rs_low_not_00_a2	assert		worklib.ADC	top.it	inactive	0	913	0
rs_low_not_00_b1	assert		worklib.ADC	top.it	inactive	0	913	0
rs_hq_not_00_2	assert		worklib.ADC	top.it	active	0	2323	0
rs_pos_not_1_m_3	assert		worklib.ADC	top.it	inactive	0	2304	0
integ_0bounded	assert		worklib.ADC	top.it	finished	0	4626	0
integ_1bounded	assert		worklib.ADC	top.it	finished	0	4626	0
integ_2ncomp1	assert		worklib.ADC	top.it	failed	0	2053	0
integ_2ncomp2	assert		worklib.ADC	top.it	failed	0	2053	0
integ_2ncomp3	assert		worklib.ADC	top.it	active	0	1	0
integ_2ncomp4	assert		worklib.ADC	top.it	active	0	1	0
rs_hq_not_00_1eq	assert		worklib.ADC	top.it	active	0	357	0
rs_hq_not_00_1eq	assert		worklib.ADC	top.it	inactive	0	12	0
pos_integ1	assert		worklib.ADC	top.it	inactive	0	387	0
pos_integ2	assert		worklib.ADC	top.it	finished	0	4626	0

Current Assertion State Summary (Filtered) - Assertions Displayed: 21 - Active: 5 (23%) - Inactive: 10 (47%)  
Failed: 3 (14%) - Finished: 3 (14%) - Disabled: 0 (0%) - Suspended: 5 (23%) - Of: 0 (0%)

You be the judge...



## Mixed Signal Assertion Based Verification

### Is Assertion Based Verification Applicable to Mixed Signal Designs?

- ▶ ADC's, DAC's, Switch Cap Filters, Serdes good candidates
- ▶ ADC Example Demonstrated Verification of Key Behavior
  - Integrator behavior
  - Comparator Operations
  - Loop Stability Fundamentals
- ▶ Technology Exists Today to Augment Existing Methodologies with Assertion Based Verification

