

CDNLive, Munich, 2007

Experience with using Cadence SPB 15.7 tools for advanced SiP designs

Xavier Lecoq, Nebojsa Nenadovic, Martin Versleijen May 15, 2007



Plan:

1- Introduction: what is a SIP within NXP?


- 2- NXP needs for SIP design
- 3- Our experience with Cadence SPB 15.7
- 4- Summary
- **5-** Conclusions



1- Introduction: what is a SIP within NXP?

Any package containing multiple die, passive components or both

Includes MCM, RF module, stacked die, SoP, PoP, ...



Relevance of SiP within NXP semiconductors:

- SiP volume has been largely increasing over past years
- Many application areas and BL's involved
- Impact on design technology is huge



1- Introduction: Current SIP design flow need improvements

Motivation for development of NXP SIP DE:


- No standard way of working and/or design tools
- No SiP centered design methodology
- Package and IC design are different worlds
- Current SIP design methodology and flow need to be improved




1- Introduction: SiP DE target designs


Complex system SiP's:

- Laminate substrates
- Integrating parts/IC's with high IO count
- High-complexity interconnect scheme
- Requiring IC-package co-design
- Requiring careful interconnect analysis
























2-NXP needs for SIP design: generic task overview










2-NXP needs for SIP design:


Cadence SPB 15.7 functionalities were tested by creating a complete design databases of:

SIP1

- Complex system module: 50 SMDs and 6 dies (BiCMOS, passive silicon technology, CMOS, etc..), on a 4 layers BGA laminate.
- Wirebonded ICs only
- SIP2
 - 3 dies (CMOS, passive silicon technology, BiCMOS) stacked on a 4 layers LGA laminate
 - Flip-chipped and Wirebonded DIEs
 - IC-package co-design
- SIP products which requires:
 - IC-package co-design,
 - RF and Digital ICs,











Packaging and Assembly Design Kit implementation

Technology related information delivered into a single repository with:


- laminate stack information,
- LGA/BGA physical symbols,
- SMD footprints,
- Vias, bondfingers
- Substrate DRs
- Most of the assembly DRs




















































Different format and possibilities to export data for manufacturing:

- DxF, gerber, gds2...
- Drill file, bill of materials
- Customized Report, ...




Cadence SPB is meeting most of our needs












3- Features offered by Cadence SPB tools - With the latest technologies, Digital IC design becomes more complicated. IC package co-design (2) - We see limitations in First Encounter, specially with respect to IO ring creation. Encounter I/O pla mer SCM **CDNSIP** CHIER 10.7 - Facilities for IO cell placement and IO ring creation - Easy way to modify the netlist - Complete IC DRs checks, 2 such 02h dia - SSO and ESD checking In-house tool







4- Summary

TAKS	NXP opinion	Comments
IC part Import	++	
Packaging and Assembly Design Kit implementation	++	
Export manufacturing data	++	
Physical layout verification	+	DRs databases should be
Layout design	+	Performances recently improved (wirebonding)
Schematic or logic capture	0	2 separate flows are co- existing: NXP need a merged / unified flow
IC package co-design	-	IC-package co-design is not mature yet



5- Conclusions

- Cadence SPB 15.7 is a good starting point for our NXP SIP DE.

- To successfully deploy Cadence SPB and enhance SiP design productivity within NXP, we need improvement and enhancement of the tools:

➢ In IC-package co-design.

Cadence SPB is a good starting that can be enhanced to create real added value.

> In logic capture.

A merged and unified (schematic and spreadsheet based) logic capture tool is of essential importance.



6- Acknowledgement

- To members of NXP SIP DE project team:
 - Pieter Oude Egberink
 - Stefan Lukanovski
 - Saoer Sinaga
 - Jesse Li
 - Sidina Wayne
 - Gene Felten
- To Cadence Vcad team:
 - Martin Biehl
 - Janez Jaklic
 - Heiko Dudek





